Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications

Nicolò Rinaldi and Michael Schröter (Editors)

The semiconductor industry is a fundamental building block of the new economy, there is no area of modern life untouched by the progress of nanoelectronics. The electronic chip is becoming an ever-increasing portion of system solutions, starting initially from less than 5% in the 1970 microcomputer era, to more than 60% of the final cost of a mobile telephone, 50% of the price of a personal computer (representing nearly 100% of the functionalities) and 30% of the price of a monitor in the early 2000’s.

Interest in utilizing the (sub-)mm-wave frequency spectrum for commercial and research applications has also been steadily increasing. Such applications, which constitute a diverse but sizeable future market, span a large variety of areas such as health, material science, mass transit, industrial automation, communications, and space exploration.

Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications provides an overview of results of the DOTSEVEN EU research project, and as such focuses on key material developments for mm-Wave Device Technology. It starts with the motivation at the beginning of the project and a summary of its major achievements. The subsequent chapters provide a detailed description of the obtained research results in the various areas of process development, device simulation, compact device modeling, experimental characterization, reliability, (sub-)mm-wave circuit design and systems.
Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications
Indexing: All books published in this series are submitted to the Web of Science Book Citation Index (BkCI), to CrossRef and to Google Scholar.

The “River Publishers Series in Electronic Materials and Devices” is a series of comprehensive academic and professional books which focus on the theory and applications of advanced electronic materials and devices. The series focuses on topics ranging from the theory, modeling, devices, performance and reliability of electron and ion integrated circuit devices and interconnects, insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials. Applications of devices in biomedical electronics, computation, communications, displays, MEMS, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors are also covered.

Books published in the series include research monographs, edited volumes, handbooks and textbooks. The books provide professionals, researchers, educators, and advanced students in the field with an invaluable insight into the latest research and developments.

Topics covered in the series include, but are by no means restricted to the following:

- Integrated circuit devices
- Interconnects
- Insulators
- Organic materials
- Semiconductors
- Quantum-effect structures
- Vacuum devices
- Biomedical electronics
- Displays and imaging
- MEMS
- Sensors and actuators
- Nanoelectronics
- Optoelectronics
- Photovoltaics
- Power ICs

For a list of other books in this series, visit www.riverpublishers.com
Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications

Editors

Niccolò Rinaldi
University of Naples
Italy

Michael Schröter
Technische Universität Dresden
Germany
## Contents

Preface xi  
Acknowledgements xv  
List of Contributors xvii  
List of Figures xix  
List of Tables xliii  
List of Abbreviations xlv  
Introduction 1  
   
### M. Schröter

1 SiGe HBT Technology 11  
   H. Rücker and B. Heinemann  
1.1 Introduction ................................. 11  
1.2 HBT Performance Factors .......................... 13  
1.3 HBT Device and Process Architectures Explored in the DOTSEVEN Project .......................... 19  
  1.3.1 Selective Epitaxial Growth of the Base ............... 20  
  1.3.1.1 DPSA-SEG device architecture .................. 21  
  1.3.1.2 Approaches to overcome limitations of the DPSA-SEG architecture .................. 24  
1.3.2 Non-selective Epitaxial Growth of the Base ............... 32  
1.4 Optimization of the Vertical Doping Profile ............... 36  
1.5 Optimization towards 700 GHz $f_{\text{MAX}}$ ............... 40  
1.6 Summary ................................. 48  
References ................................. 49
# Contents

## 2 Device Simulation

*M. Schröter, G. Wedel, N. Rinaldi and C. Jungemann*

2.1 Numerical Simulation ........................................ 55

*G. Wedel and M. Schröter*

2.2 Device Simulation ........................................... 57

2.2.1 TCAD Device Optimization ............................... 57

2.2.2 Deterministic BTE Solvers ............................... 59

2.2.3 Drift-diffusion and Hydrodynamic Transport Models ........................................ 64

2.2.4 Simulation Examples ........................................ 66

2.2.4.1 DD simulation ........................................ 66

2.2.4.2 HD simulation ........................................ 68

2.2.4.3 Effects beyond DD and HD transport ............ 71

2.2.4.4 Comparison with experimental data ............. 82

2.3 Advanced Electro-thermal Simulation ......................... 85

*C. Jungemann and N. Rinaldi*

2.3.1 Carrier–Phonon System in SiGe HBTs ................. 85

2.3.2 Deterministic and Self-consistent Electrothermal Simulation Approach ............................... 87

2.3.3 Hot Phonon Effects in a Calibrated System ........ 89

2.3.4 Thermal Resistance Extraction from the Simulated DC Characteristics ............................... 92

2.4 Microscopic Simulation of Hot-carrier Degradation ........ 94

2.4.1 Physics of Hot-carrier Degradation ................... 94

2.4.2 Modeling of Hot-carrier Effects ....................... 96

2.4.3 Simulation of SiGe HBTs under Stress Conditions Close to the SOA Limit ............................... 99

References .................................................. 105

## 3 SiGe HBT Compact Modeling

*A. Pawlak, M. Schröter and B. Ardouin*

3.1 Introduction ................................................ 114

3.2 Overview of HICUM Level 2 ............................... 116

3.3 Modeling of the Quasi-Static Transfer Current ........ 118

3.3.1 Basics of the GICCR ................................. 118

3.3.2 SiGe HBT Extensions ................................. 121

3.3.3 Temperature Dependence .............................. 129
3.4 Charge Storage ........................................ 132  
3.4.1 Critical Current .................................. 132  
3.4.2 SiGe Heterojunction Barrier .................... 134  
3.5 Intra-Device Substrate Coupling ...................... 136  
3.6 SiGe HBT Parameter Extraction ....................... 140  
3.6.1 Extraction of Series Resistances ................. 141  
3.6.2 Extraction of the Transfer Current Parameters ...... 146  
3.6.3 Physics-Based Parameter Scaling ................... 152  
3.6.3.1 Standard geometry scaling equation .......... 153  
3.6.3.2 Generalized scaling equations ............... 155  
3.7 Compact Model Application to Experimental Data ...... 157  
References ............................................. 158

4 (Sub)mm-wave Calibration 163  
M. Spirito and L. Galatro  
4.1 Introduction .......................................... 163  
4.2 Multi-mode Propagation and Calibration Transfer at mm-wave .................................. 164  
4.2.1 Parallel Plate Waveguide Mode ................. 165  
4.2.2 Surface Wave Modes: $TM_0$ and $TE_1$ .......... 165  
4.2.3 Electrically Thin Substrates ..................... 167  
4.2.4 Calibration Transfer ............................... 168  
4.3 Direct On-wafer Calibration ......................... 170  
4.3.1 Characteristic Impedance Extraction of Transmission Lines ..................................... 171  
4.4 Direct DUT-plane Calibration ......................... 175  
4.5 Conclusion ........................................... 181  
References ............................................. 181

5 Reliability 185  
V. d’Alessandro, C. Maneux, G. G. Fischer, K. Aufinger, A. Magnani, S. Russo and N. Rinaldi  
5.1 Mixed-mode Stress Tests ............................ 185  
5.1.1 Introduction to Hot-Carrier Degradation under MM Stress ................................. 185  
5.1.2 Long-term MM Stress Characterization on IHP Devices ................................. 187  
5.1.3 Medium-term MM Stress Characterization on IFX Devices ................................. 189
## Contents

5.2 Long-term Stress Tests .................................................. 193  
5.2.1 Experimental Setup ................................................. 194  
5.2.2 Long-term Degradation Test Results ............................ 195  
5.2.3 Low-frequency Noise Characterization .......................... 201  
5.3 Compact Modeling of Hot-Carrier Degradation .................. 210  
5.3.1 Empirical Equations by IHP ....................................... 210  
5.3.2 HICUM-based Model ................................................. 212  
5.4 Thermal Effects ............................................................ 213  
5.4.1 Experimental $R_{TH}$ Extraction ................................. 214  
5.4.2 Thermal Simulation ................................................. 217  
5.4.3 Scaling Considerations .............................................. 224  
References ............................................................................ 227  

6 Millimeter-wave Circuits and Applications ......................... 235  
  A. Mukherjee, W. Liang, M. Schröter, U. Pfeiffer, R. Jain,  
  J. Grzyb and P. Hillger  
  6.1 Millimeter-wave Benchmark Circuits and Building  
    Blocks ............................................................................. 235  
    A. Mukherjee, W. Liang and M. Schröter  
      6.1.1 Benchmark Circuits .............................................. 236  
      6.1.2 Circuit Building Blocks ......................................... 245  
        6.1.2.1 W-band low-noise amplifier (LNA)  
          with 0.5 V supply voltage ...................................... 247  
        6.1.2.2 W-band low-power frequency tripler .............. 251  
  6.2 Millimeter-wave and Terahertz Systems .......................... 254  
    U. Pfeiffer, R. Jain, J. Grzyb and P. Hillger  
      6.2.1 240 GHz SiGe Chipset ......................................... 255  
        6.2.1.1 Wideband LO signal generation ...................... 256  
        6.2.1.2 Transmitter building blocks ............................ 266  
        6.2.1.3 Receiver building blocks ............................... 267  
        6.2.1.4 Antenna design ............................................ 268  
        6.2.1.5 Packaging and high-speed PCB design .......... 269  
        6.2.1.6 Tx and Rx characterization ............................. 270  
        6.2.1.7 Ultra-high data rate wireless  
          communication .................................................. 273  
      6.2.2 210–270 GHz Circularly Polarized Radar ................. 274  
      6.2.3 0.5 THz Computed Tomography ................................ 289  
        6.2.3.1 Components ................................................ 292
6.2.3.2 Detector design ........................................ 294
6.2.3.3 THz-CT results ...................................... 296
References .......................................................... 298

7 Future of SiGe HBT Technology and Its Applications .......... 309
M. Schröter, U. Pfeiffer and R. Jain

7.1 Introduction ..................................................... 309
7.2 Technology Comparison ...................................... 309
7.3 Future Millimeter-wave and THz Applications ................ 315
  7.3.1 Communication ........................................... 316
  7.3.2 Radar ....................................................... 319
  7.3.3 Imaging and Sensing ..................................... 320
References .......................................................... 321

Index ................................................................. 325

About the Editors ....................................................... 327
Preface

The demand for high-speed circuits and systems has steadily increased over time. Led initially by automotive safety (radar), silicon-germanium (SiGe) heterojunction bipolar transistors (HBTs) and their combination with complementary metal-oxide-semiconductor (CMOS) transistors into highly integrated BiCMOS process technologies have become a very attractive solution for a plethora of present and prospective applications operating at frequencies from 30 GHz up to several 100 GHz (so-called mm-waves). Such applications range from communications (presently driven by 5G) to imaging in public transportation (security), medicine and biology, just to name a few. Requiring device performance beyond CMOS, above applications were traditionally placed into the realm of III–V technologies. With the goal of providing highly integrated and cost effective mm-wave electronic systems employing high-speed SiGe HBT front-end circuitry integrated with high density CMOS digital processing capability, the two European Commission funded joint research projects DOTFIVE (2007–2010) and DOTSEVEN (2013–2016) were instrumental in making SiGe HBTs and BiCMOS technology competitive and attractive for the above mentioned applications.

DOTSEVEN was a highly successful project, which not only lifted SiGe HBT performance to an unprecedented level but also provided the theoretical understanding of this new HBT technology as well as the demonstration of its capabilities. Key to the project’s success was the excellent cooperation within the consortium consisting of partners from the different and complementary areas of process engineering, device modeling and circuit design. This book summarizes the important results of DOTSEVEN in more detail than the many associated publications and thus addresses not only expert readers familiar with the technology but also students and others who like to learn more about SiGe HBT technology or need a concise overview in one of the associated research areas. In each chapter, the research described is motivated and put in perspective by an introduction that provides sufficient background and additional literature for supporting the understanding.
Not covered though are fundamentals of device physics, process technology and circuit design. Here, the reader is referred to the standard text books in each area.

This book is organized as follows. The Introduction provides the motivation for pursuing HBTs, in particular those based on SiGe, and for setting-up the DOTSEVEN project. Its organization and a brief description of the various work packages are presented, which mirror the relevance of the respective topics for the project. Here, also the most important results are briefly summarized in a single place.

Chapter 1 “SiGe HBT Technology” first introduces the relevant metrics used to evaluate transistor performance. Then, those HBT device and process architectures are explored that have been pursued within DOTSEVEN. It is shown why the conventional double-polysilicon self-aligned selective epitaxial growth approach limits the simultaneous increase of transit and power gain cut-off frequency. The solutions overcoming these issues and leading to the new vertical and lateral architecture developed within DOTSEVEN is described and documented by experimental results.

Chapter 2 “Device Simulation” addresses different types of numerical simulation and visualizes the results through many examples. First, the simulation of isothermal (in terms of the device temperature) carrier transport is discussed. In particular, deterministic solutions for the Boltzmann transport equation and the trade-offs necessary for applying computationally more efficient simulation approaches for device optimization are described as they were pursued within the project. The second part covers electro-thermal simulation based on coupling the impact of phonon scattering and corresponding self-heating with carrier transport simulation. The resulting simulated temperature increase is used to develop methods for accurately determining the thermal resistance from the simulated DC characteristics. Third, hot-carrier effects in advanced SiGe HBTs are investigated employing microscopic simulation.

Chapter 3 “SiGe HBT Compact Modeling” starts with an overview on the standard HBT compact model HICUM Level 2. Afterwards, the most recent extensions related to DOTSEVEN, which were mostly targeted towards the intrinsic device operation are described. This is followed by a detailed discussion of the corresponding parameter extraction methods, including bias, geometry and temperature dependence. Geometry scaling and modeling of the intra-device substrate coupling concludes this chapter.

Chapter 4 “(Sub)mm-wave Calibration” addresses the electrical high-frequency on-wafer characterization of the fabricated HBTs, which
becomes inaccurate beyond 220 GHz when using traditional methods. The conventional calibration and deembedding techniques are reviewed, followed by a discussion of the signal propagation modes in transmission lines on lossy substrates as they are encountered on a silicon wafer. Direct on-wafer calibration up to the device-under-test ports is then introduced, using a special transmission line configuration. As a demonstration, a comparison of measurements using this technique with HICUM is shown for frequencies up to 325 GHz.

Chapter 5 “Reliability” reports on the medium- and long-term degradation of the fabricated advanced HBTs due to hot carrier stress. The measured impact of hot carriers generated during device operation on DC and low-frequency noise characteristics is shown and compared to the results of a correspondingly extended HICUM version. Furthermore, self-heating is investigated, which is becoming increasingly important in downscaled high-performance devices and plays an important role in device degradation. A method for determining the thermal resistance is described and corroborated on thermal simulation data. Finally, different analytical models for describing the thermal resistance as a function of geometry are compared.

Chapter 6 “Millimeter-wave Circuits and Applications” is divided into three parts. First, simple basic building blocks termed benchmark circuits are considered which serve mostly for verifying the compact models in a circuit environment, but can also be used for benchmarking the technology performance. For each of the selected examples a sensitivity study reveals the most important transistor parameters. The second part reports on larger circuit building blocks as they would be used in a system. Examples are given that demonstrate competitive high-frequency circuit operation down to 0.5 V supply voltage and thus very low power consumption. The third part describes the three mm-wave demonstrator systems and their building blocks that were realized with DOTSEVEN technology, namely a 240 GHz Transceiver for ultra-high data rate wireless communication, a 210–270 GHz circularly polarized radar, and a 0.5 THz computer tomography system. The latter is the first-ever purely silicon based tomography system operating at such frequency.

Chapter 7 “Future of SiGe HBT Technology and Its Applications” puts the DOTSEVEN results in perspective by comparing, based on the standard performance metrics, the different technology options for mm-wave and future sub-mm-wave applications. A more intriguing perspective is provided when looking at the transistor operation within circuits, where the load
comprised of parasitics from connections to other devices and the latter
themselves paints a different picture of transistor speed as given by standard
metrics. In view of the ITRS/IRDS roadmap for SiGe HBTs, which grew out
of the modeling effort in DOTFIVE and DOTSEVEN, it is shown that HBTs
in general have a bright future for realizing high-frequency systems. Their
near future is discussed for different (sub-)mm-wave application areas based
on DOTSEVEN results as a reference.

We hope that this book is a useful reference for a wide range of readers
interested in mm- and sub-mm-wave technology, devices, and applications.

Naples and Dresden/San Diego
February 2018

Niccolo Rinaldi
Michael Schröter
Acknowledgements

This work was supported by the European Commission under the contract No. 316755-DOTSEVEN. Fruitful collaboration with all partners of the DOTSEVEN consortium is gratefully acknowledged. In particular, the authors gratefully acknowledge the numerous contributions of the HBT development teams of IHP and Infineon with special thanks to: R. Barth, A. Fox, J. Korn, T. Lenke, S. Marschmeyer, A. Scheit, D. Schmidt, and D. Wolansky of IHP, and J. Böck, S. Boguth, K. Knapp, R. Lachner, W. Liebl, D. Manger, T. F. Meister, and A. Pribil of Infineon. We thank W. Skorupa and T. Schumann of Helmholtz-Zentrum Dresden-Rossendorf and S. Häberlein of FHR Anlagenbau GmbH for their support with millisecond-annealing capabilities. The authors of chapter 3 like to thank P. Sakalas for his measurement support. The authors of chapter 4 would also like to thank the European Metrology Programme for Innovation and Research (EMPIR) Project 14IND02 “Microwave measurements for planar circuits and components”, for partially supporting the reported work. The EMPIR program is co-financed by the participating countries and from the European Unions Horizon 2020 research and innovation program.

We, the editors, greatly appreciate the effort of our (co-)authors to contribute the various chapters and to spend a certainly significant portion of their busy schedule to finally bring this book to completion. We would also like to thank Mark deJong for enabling the publication of this book and Junko Nagajima who tirelessly worked through several iterations of corrections for assembling the diverse contributions into a homogeneous final version.
List of Contributors

Anindya Mukherjee, Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Helmholtzstr, 18, Barkhausenbau, 01062 Dresden, Germany

Andreas Pawlak, Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Helmholtzstr, 18, Barkhausenbau, 01062 Dresden, Germany

Alessandro Magnani, Department of Electrical Engineering and Information Technology, University Federico II, via Claudio 80125, Naples, Italy

Bertrand Ardouin, XMOD Technologies, 74 rue G. Bonnac, 3300 Bordeaux, France

Bernd Heinemann, IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany

Christoph Jungemann, RWTH Aachen University, 52056 Aachen, Germany

Cristell Maneux, Laboratory of Integration of Material to System (IMS), University of Bordeaux, Bordeaux, France

Gerald Wedel, Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Helmholtzstr, 18, Barkhausenbau, 01062 Dresden, Germany

Gerhard G. Fischer, IHP, Frankfurt (Oder), Germany

Holger Rücker, IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany
Janusz Grzyb, Institute for High-Frequency and Communication Technology, University of Wuppertal, Wuppertal, Germany

Klaus Aufinger, Infineon Technologies AG, Neubiberg, Germany

Luca Galatro, 1. Electronic Research Laboratory, Delft University of Technology, Mekelweg 4, 2628CD, Delft, The Netherlands
2. Vertigo Technologies B.V., Mekelweg 4, 2628CD, Delft, The Netherlands

Michael Schröter, 1. Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Helmholtzstr, 18, Barkhausenbau, 01062 Dresden, Germany
2. Department of Electrical and Computer Engineering, University of California at San Diego, 9500 Gilman Drive, La Jolla, CA 92093-0407, USA

Marco Spirito, Electronic Research Laboratory, Delft University of Technology, Mekelweg 4, 2628CD, Delft, The Netherlands

Niccolò Rinaldi, Department of Electrical Engineering and Information Technology, University Federico II, via Claudio 80125, Naples, Italy

Philipp Hillger, Institute for High-Frequency and Communication Technology, University of Wuppertal, Wuppertal, Germany

Ritesh Jain, Institute for High-Frequency and Communication Technology, University of Wuppertal, Wuppertal, Germany

Salvatore Russo, Department of Electrical Engineering and Information Technology, University Federico II, via Claudio 80125, Naples, Italy

Ullrich Pfeiffer, Chair for the Institute for High-Frequency and Communication Technology (IHCT), University of Wuppertal, Wuppertal, Germany

Vincenzo d’Alessandro, Department of Electrical Engineering and Information Technology, University Federico II, via Claudio 80125, Naples, Italy

Wenfeng Liang, Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Helmholtzstr, 18, Barkhausenbau, 01062 Dresden, Germany
## List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>List of DOTSEVEN project partners and their home countries.</td>
<td>2</td>
</tr>
<tr>
<td>Figure 2</td>
<td>Location of the THz frequency range within the electromagnetic spectrum. The overlap region (THz-gap) between electronic and photonic approaches around 1 THz is indicated.</td>
<td>4</td>
</tr>
<tr>
<td>Figure 1.1</td>
<td>Peak $f_T$ and $f_{\text{MAX}}$ values of high-speed SiGe HBT technologies. Red diamonds indicate results of the DOTSEVEN project.</td>
<td>12</td>
</tr>
<tr>
<td>Figure 1.2</td>
<td>Schematic cross section of a high speed SiGe HBT.</td>
<td>14</td>
</tr>
<tr>
<td>Figure 1.3</td>
<td>Device cross section with parasitic resistances and capacitances associated with different device regions (a) and a corresponding small signal equivalent circuit (b).</td>
<td>14</td>
</tr>
<tr>
<td>Figure 1.4</td>
<td>Schematic vertical doping profile of a SiGe HBT. The dashed lines indicate a scaled profile for enhanced $f_T$.</td>
<td>17</td>
</tr>
<tr>
<td>Figure 1.5</td>
<td>Device cross section with lateral device dimensions and major contributions of the base-link region to $R_B$ and $C_{\text{BC}}$.</td>
<td>18</td>
</tr>
<tr>
<td>Figure 1.6</td>
<td>Schematic cross sections of conventional DPSA-SEG process flow.</td>
<td>22</td>
</tr>
<tr>
<td>Figure 1.7</td>
<td>TEM cross section of a DPSA-SEG HBT of Infineon’s B11HFC technology.</td>
<td>23</td>
</tr>
<tr>
<td>Figure 1.8</td>
<td>Different base link configurations of selective epitaxial growth (SEG) HBTs.</td>
<td>24</td>
</tr>
<tr>
<td>Figure 1.9</td>
<td>Schematic cross sections of the EBL process flow after emitter structuring (a) and after selective growth of the EBL (b).</td>
<td>26</td>
</tr>
</tbody>
</table>
xx List of Figures
Figure 1.10

Figure 1.11

Figure 1.12
Figure 1.13

Figure 1.14
Figure 1.15

Figure 1.16

Figure 1.17

Figure 1.18

Figure 1.19

TEM cross section of IHP’s EBL-HBT module
on Infineon’s 130 nm platform for the bipolar-only
run (left) and full BiCMOS flow (right). . . . . . .
Transit frequency f T and maximum oscillation
frequency f MAX vs. the collector current density
jC for Infineon/IHP EBL fabrication in a bipolaronly process and in a BiCMOS run vs. the IHP
EBL reference. . . . . . . . . . . . . . . . . . . .
Schematic cross section of an NSEG HBT
with elevated extrinsic base regions. . . . . . . . .
Process sequence for the NSEG HBT with elevated
base regions: (a) after SIC formation, (b) after
non-selective growth of the base, (c) before
emitter deposition, (d) after emitter structuring. . .
TEM cross section of an NSEG HBT of the
technology SG13G2. . . . . . . . . . . . . . . . .
f T and f MAX vs. collector current density for an
HBT with BEC layout configuration. Eight HBTs
in parallel with individual emitter areas
of 0.17 × 1.01 µm2 were measured. . . . . . . . .
Layout configurations: (a) BEC configuration with
base and collector contacts at the ends of the
emitter line, (b) CBEBC configuration with base
and collector contact rows parallel to the emitter
line. . . . . . . . . . . . . . . . . . . . . . . . . .
(a) Depth profiles of Ge (blue circles) and B (red
squares) measured by SIMS. Open symbols
are as-grown profiles. Filled symbols are profiles
after the full fabrication process. (b) Ge depth
profiles measured by EDX in a 600 µm × 400 µm
window (blue) and in a typical HBT structure
(green). . . . . . . . . . . . . . . . . . . . . . . .
SIMS profiles measured after the final annealing
step. The theoretically proposed doping profile N3
of is shown for comparison. . . . . . . . . . . . . .
Measured and simulated f T vs. collector current
density. Simulations were performed with
the hydrodynamic model in 2D and 1D. Results

29

31
34

34
35

37

37

38

39


obtained from the 1D Boltzmann transport equation are shown for comparison. The measured device has an emitter area of 0.28 µm × 5.0 µm and the CBEBC layout corresponding to Figure 1.16(b).

**Figure 1.20**  TEM cross sections of HBTs from the process splits G2 (a), CR2 (b), and D7s (c).

**Figure 1.21**  Transit frequency $f_T$ and maximum oscillation frequency $f_{\text{MAX}}$ vs. collector current density for devices of the split CR2 (second circuit fabrication run in DOTSEVEN) compared to the reference process G2. Device dimensions are given in Table 1.3.

**Figure 1.22**  Transit frequency $f_T$ and maximum oscillation frequency $f_{\text{MAX}}$ vs. collector current density for devices of the split G2N (nickel silicide) and G2NF (nickel silicide and flash annealing) compared to the reference process G2. Device dimensions are given in Table 1.3.

**Figure 1.23**  De-embedded small-signal current gain $h_{21}$ and unilateral gain $U$ vs. frequency of the device D7s used for extraction of transit frequency $f_T$ and maximum oscillation frequency $f_{\text{MAX}}$ with $-20$ dB decay per frequency decade. The emitter area is $8 \times (0.105 \times 1.0) \, \mu\text{m}^2$.

**Figure 1.24**  Transit frequency $f_T$ and maximum oscillation frequency $f_{\text{MAX}}$ vs. collector current density for two device geometries (D7 and D7s) of the latest process status of DOTSEVEN compared to the reference process G2 and the split CR2. Device dimensions are given in Table 1.3.

**Figure 1.25**  CML ring oscillator gate delays vs. current per gate for oscillators consisting of 31 stages with single-emitter HBTs for the splits G2 ($A_E = 0.12 \, \mu\text{m} \times 1.02 \, \mu\text{m}$), CR2 ($A_E = 0.1 \, \mu\text{m} \times 1.0 \, \mu\text{m}$), D7, and D7s ($A_E = 0.105 \, \mu\text{m} \times 1.02 \, \mu\text{m}$).
Figure 1.26  Gummel characteristics (a) and base-current forced output characteristics (b) for the splits D7s and G2. Symbols in (b) indicate the bias points for peak $f_T$. The emitter areas are $8 \times (0.12 \times 1.02) \, \mu m^2$ for G2 and $8 \times (0.105 \times 1.0) \, \mu m^2$ for D7s.

Figure 2.1  Flowchart for finding the vertical and lateral HBT structure of a major technology node.

Figure 2.2  Net doping and Germanium profile of a SiGe HBT with $f_T = 630$ GHz.

Figure 2.3  Transfer characteristic (left) and transit frequency (right) obtained from DD transport and BTE for the device of Figure 2.2. $V_{CE} = 1$ V.

Figure 2.4  Electron velocity and density obtained by DD and BTE simulation.

Figure 2.5  Illustration of the impact of $f^{td}$ on the transfer characteristic, transit frequency and output characteristics for $f^{tc} = f^{ec} = 0$.

Figure 2.6  Illustration of the impact of $f^{tc}$ on the transfer characteristic, transit frequency and output characteristics at $f^{td} = f^{ec} = 0$.

Figure 2.7  Exemplary illustration of the impact of $f^{ec}$ ($f^{td} = f^{tc} = 0$) on the transfer characteristic, transit frequency and output characteristic.

Figure 2.8  Transfer characteristic and transit frequency of the SiGe HBT in Figure 2.2 obtained from HD simulation with adjusted HD transport model parameters and SDevice defaults [Syn15], compared to BTE and DD simulation results.

Figure 2.9  (a) Net doping and Ge profile of the SiGe HBT given in [Sch11] and the corresponding (b) transfer characteristic and (c) transit frequency obtained from BTE and HD simulation.

Figure 2.10  (a) Band edges and Ge profile, (b) valley occupancy, and (c) electron density of the SiGe HBT shown in Figure 2.9 obtained by BTE simulation at the operating point of peak transit frequency.
Figure 2.11  (a) Band edges and graded Ge profile as well as the corresponding (b) valley occupancy and (c) electron density obtained by BTE simulation at the operating point of peak transit frequency. .................. 74

Figure 2.12  (a) Comparison of (a) the total 1D capacitance connected to the base node and its components and (b) the transconductance, obtained for the initial (abrupt) and the new (graded) SiGe HBT profile. ................................. 75

Figure 2.13  (a) Comparison of the initial and the new SiGe HBT profile with corresponding (b) transfer characteristic and (c) transit frequency, obtained by both BTE and HD simulation. ...................... 75

Figure 2.14  (a) Doping and Germanium profile of a SiGe HBT and the corresponding (b) transfer characteristic and (c) transit frequency obtained from BTE and HD simulation. ................................. 76

Figure 2.15  Transconductance and total capacitance of the N3 SiGe HBT. ................................. 77

Figure 2.16  Conduction band edge versus location and superimposed contour lines of the (logarithm of the) electron distribution function of the 4-fold Δ-valley over energy within the emitter-base region for three operating points: (a) around $f_{T,BTE,pk}/2$, (b) just before $f_{T,BTE,pk}$, and (c) and just after $f_{T,BTE,pk}$ . ................................. 77

Figure 2.17  Electron distribution function within the 4-fold Δ-valley just below $f_{T,BTE,pk}$ within the emitter-base region. (a) Contours with the arrow marking the position of the doping induced conduction band barrier. (b) Comparison of HD and BTE distribution function at the barrier. ................................. 79

Figure 2.18  Comparison of (a) the transconductances and (b) the total capacitance obtained by DD, HD and BTE simulation results. ................................. 79
Figure 2.19  Comparison of the BTE and HD electron densities obtained by (a) an DC and (b) an quasi-static analysis. In (b), also the quasi-static hole densities are shown. For (b), a different axis intercept is used compared to (a) in order to visualize the contributions to the emitter junction capacitance $C_{jEi}$.

Figure 2.20  Comparison of $C_{jEi}$ obtained by BTE and HD simulations.

Figure 2.21  (a) Doping profile with smoothed high to low transition in the emitter (new) and previous step-like profile (ini.). Corresponding terminal characteristics: (a) transfer current and (b) transit frequency.

Figure 2.22  Electron distribution function within the 4-fold $\Delta$-valley at $f_{T,BTE, pk}$ within the emitter-base region. (a) Contours with the arrow marking the position of the doping induced conduction band barrier. (b) Comparison of HD and BTE distribution function at the barrier peak.

Figure 2.23  (a) Doping and Ge profile of a SiGe HBT (fabricated by IHP) with corresponding (b) transfer current, and (c) transit frequency. Comparison HD and BTE simulation results with 1D measurement data.

Figure 2.24  Comparison of the Ge concentration induced bandgap narrowing from experimental data (exp.) and device simulation model (mod.). In addition, the lower and upper boundary (lb and ub) for bandgap narrowing as function of Ge the presence of metastable strain is shown.

Figure 2.25  Comparison of the 1D measurement data with DD, HD and BTE simulation results. For the DD and HD simulation, the linear model indicated in Figure 2.24 is used. The transit frequency obtained by DD is not shown, since its parameters have not been adjusted.
Figure 2.26  Comparison of the performance trends predicted by TCAD (HD and BTE simulation) with 1D measurement results (three samples) for a process split with four different SiGe HBTs (fabricated by HP).  

Figure 2.27  Thermal energy transport diagram in semiconductor devices.  

Figure 2.28  (Top) Thermal conductivity in the 2-D SiGe HBT structure by taking into account the effect of Ge content, doping concentration, and boundary scattering at 300 K. (Bottom) Self-consistent lattice temperature at $V_{BE} = 0.9$ V and $V_{CE} = 1$ V. 

Figure 2.29  Profiles of the power densities received and dissipated by carriers which are calculated from Joule-heating and energy loss rate due to inelastic phonon scattering, respectively, along the symmetry axis of the HBT at $V_{BE} = 0.9$ V and $V_{CE} = 1$ V. 

Figure 2.30  (Top) The LO phonon distribution function (zeroth-order harmonic), and (bottom) lattice temperature and effective temperature for LO phonons, along the symmetry axis of the investigated HBT at $V_{BE} = 0.9$ V and $V_{CE} = 1$ V. 

Figure 2.31  (Top) $I_C - V_{BE}$ characteristics for different homogeneous temperatures at $V_{CE} = 0.6$ V. Solid lines show the isothermal simulation results at $T_B = 300, 320, 340, 360$ K and symbols show the corresponding measurement data. (Bottom) $V_{BE} - V_{CB}$ characteristics from electrothermal simulation and measurement at $I_E = 2$ mA. 

Figure 2.32  $I_C - V_{BE}$ characteristics with and without including self-heating compared to measurement data at $V_{CE} = 1$ V. 

Figure 2.33  (Left) Creation of Si dangling bonds at the Si/SiO$_2$ interface. (Right) Passivation of the dangling bonds by incorporating hydrogen atoms. 

Figure 2.34  Schematic of a state-of-the-art SiGe HBT with the corresponding EB spacer and STI oxides. 

Figure 2.35  The energy configuration of the Si–H bond modeled as a truncated harmonic oscillator.
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.36</td>
<td>II generation rates in the SiGe HBT induced by electrons (top) and holes (bottom) at P3.</td>
<td>100</td>
</tr>
<tr>
<td>2.37</td>
<td>Cut of EDFs [eV$^{-1}$ cm$^{-3}$] for electrons (top) and holes (bottom) along the symmetry axis of the HBT at P3.</td>
<td>101</td>
</tr>
<tr>
<td>2.38</td>
<td>(Top) EDFs of electrons (dashed lines) and holes (solid lines) at the intersection of the EB spacer oxide interface and the EB junction [denoted by node X in Figure 2.36 (Bottom)]. Profiles of the AB AIs for electrons (dashed lines) and holes (solid lines) along the EB spacer oxide interface from node A to C denoted in Figure 2.36.</td>
<td>102</td>
</tr>
<tr>
<td>2.39</td>
<td>Interface trap densities generated at different stress time steps from node A to C denoted in Figure 2.36 at P3.</td>
<td>103</td>
</tr>
<tr>
<td>2.40</td>
<td>(Top) Gummel characteristics ($V_{CB} = 0$ V) of the fresh and degraded SiGe HBT after 1,000 h at P3 obtained from simulation (lines) and measurement (symbols). (Bottom) Excess base currents over the stress time obtained from simulation (lines) and measurement (symbols) at $V_{BE} = 0.67$ V and $V_{CB} = 0$ V.</td>
<td>104</td>
</tr>
<tr>
<td>3.1</td>
<td>Equivalent circuit of HICUM/L2 including the adjunct networks for modeling electro-thermal effects and NQS effects. Not shown are the networks for modeling correlated noise. The dash-dotted line defines the intrinsic (1D) transistor representation and the dashed line defines the internal transistor.</td>
<td>117</td>
</tr>
<tr>
<td>3.2</td>
<td>Spatial dependence of the weight functions (a) $h_J$ and $h_V$ for $J_C = 5 m A/\mu m^2$, and (b) $h_g$ (solid line) for low injection. In both pictures the dotted line shows the 1D doping profile in log-scale. In (b), the dashed line shows the bandgap in linear scale.</td>
<td>120</td>
</tr>
<tr>
<td>3.3</td>
<td>(a) Transfer current for transistors with different Ge profiles in the base. (b) Transfer current normalized to their ideal formulation for the same transistors as in (a) at room temperature and $V_{BC'} = 0$ V.</td>
<td>121</td>
</tr>
</tbody>
</table>
Figure 3.4  Visualization of the depletion charge in the base–emitter space charge region for two bias points with increasing voltage from the top picture to the bottom. The intrinsic carrier density is given in log-scale. $x_{JE}$ relates to the metallurgic BE junction, while $x_{e}$ and $x_{e0}$, respectively, are the boundaries of the space charge region for $V_{BE'} > 0V$ and $V_{BE'} = 0V$, respectively. . . . . . . 123

Figure 3.5  Application of the model Equation (3.19) for the weight factor obtained to transistors with different shapes of the Ge profile. . . . . . . . . . . . . . . . . . . 125

Figure 3.6  Spatial dependence of the electron density normalized to $n_{e}$ from (3.11) in the neutral base, marked by the vertical dashed lines, for different values of the field factor $\zeta$. The x-axis is normalized to the metallurgical base width $w_{Bm}$ with the BE junction located at $x = 0$. . . . . . . . . . . . . . . . . . . 126

Figure 3.7  (a) Determination of the voltage drop in the neutral emitter ($\Delta V_{e}$) and in the BE SCR ($\Delta V_{BE}$) from the quasi-fermi potential of the electrons for transistors with different Ge profiles in the base. The dashed lines show the begin and end of the BE SCR. (b) Current dependence of the voltage drops; $\Delta V_{BE}$ is shown for bias points only up to the beginning of high current effects. . . . . . . . . . . . . . . . . . . 127

Figure 3.8  (a) Spatial dependence of the hole density for transistors with different Ge profiles. The Ge content is given by the dotted lines for the box (left) and the graded (right) profile. The vertical dashed lines are the same as in Figure 3.7 (b) Minority charge as a function of collector current density in the BE SCR for transistors with different Ge profile. 127

Figure 3.9  Current dependence of the weight factors for the charge stored in the neutral emitter and BE SCR for the transistors with different Ge profiles. . . . . . . . 128

Figure 3.10  Bias dependence of $h_{f0}$ extracted from 1D device simulations and application of the model equation (3.23). . . . . . . . . . . . . . . . . . . . . . . . . . 129
| Figure 3.11 | Application of the model equations (3.29) and (3.32) to \( h_{\text{JE}0}(T) \) and \( h_{\text{IO}}(T) \) as well as Equation (3.31) to \( a_{\text{JE}i} \) obtained from 1D device simulations.  
131 |
| Figure 3.12 | Application of (3.33) to the high current weight factors \( h_{\text{IE}} \) and \( h_{\text{IC}} \) obtained from 1D device simulations.  
132 |
| Figure 3.13 | (a) Impact of \( \delta_{\text{ck}} \) on the voltage dependence of \( I_{\text{C}} \). Solid lines show the actual \( I_{\text{C}} \) while dashed lines show the results for the low-voltage portion of [i.e., the first term of (3.34), neglecting punch-through].  
(b) Impact of \( a_{\text{ICP}} \) on \( I_{\text{C}} \) for a very small punch-through voltage.  
133 |
| Figure 3.14 | Spatial dependence of the conductance band edge for low and high current densities (solid lines), highlighting the presence of the barrier at high current densities. The dashed line shows the doping profile of the transistor just for reference.  
134 |
| Figure 3.15 | Modeling of the current dependence of the heterojunction barrier voltage for different voltages \( V_{\text{CE}'} / V = \{0.3; 0.6; 0.9; 1.2; 1.5\} \).  
135 |
| Figure 3.16 | Transit times of a SiGe HBT showing the BC barrier effect: comparison of Equations (3.39) and (3.40) with results from 1D device simulation for different voltages \( V_{\text{CE}'} / V = \{0.3; 0.5; 0.8; 1.0; 1.2; 1.5\} \).  
136 |
| Figure 3.17 | Sketch of the cross section for (a) a junction isolated (with partial trench-isolation) and (b) a deep trench isolated collector including all relevant elements of the most simple equivalent circuit for modeling intra-device substrate coupling. Note that for all series resistance a parallel capacitance exists due to the permittivity of the substrate and that due to changes of the substrate-collector SCR all depletion capacitances \( C_{jS(a,p)} \) and series resistances \( R_{Su(a,p)} \) are bias dependent.  
137 |
| Figure 3.18 | Impact of intra-device substrate coupling on the dynamic output-conductance given by the real part of \( Y_{22} \). Solid lines show the actual values including substrate coupling while the dashed lines show results with an ideally open substrate.  
138 |
Figure 3.19  Substrate coupling equivalent circuit in HICUM/L2. 139
Figure 3.20  Illustration of the base series resistance components and their relation to the HBT cross section (schematic). 142
Figure 3.21  Typical test structure (a.k.a. contact chain) used for determining the specific electrical resistivities of the external base resistance components. B1, B2, B3 designates the contacts. 142
Figure 3.22  Internal base sheet resistance, normalized to its zero-bias value $r_{SBi0}$, as extracted from tetrodes for different bias conditions and technologies. 144
Figure 3.23  Extraction of $h_{jEi}$ based on (3.48). 147
Figure 3.24  Extraction results for $a_{hjEi}$ based on (3.53) for different starting values $f_1$. 149
Figure 3.25  Extraction of $h_{jEi}$ based on (3.54) including the correction based on the extracted $a_{hjEi}$. 149
Figure 3.26  Extraction results and application of the temperature model for $a_{hjEi}$ (3.31) and $h_{jEi0}$ (3.29). 150
Figure 3.27  Extracted values for $h_{i0}$ from (3.56) for (a) room temperature and different $V_{BC}$. (b) Extracted values chosen at low current densities for different temperatures and $V_{BC}$. 151
Figure 3.28  Extraction results for the bias-dependent $h_{i0}$ at room temperature for the results given in Figure 3.27(b). 151
Figure 3.29  (a) Extracted $h_{IE}$ values at room temperature for different $V_{BC}$ as indicated by the arrow. (b) Extracted temperature dependence. 152
Figure 3.30  (a) Extracted values for $h_{iC}$ at room temperature for different $V_{BC}$ as indicated by the arrow. (b) Extracted temperature dependence. 152
Figure 3.31  The collector current flow in the emitter can be split into an intrinsic portion related to the emitter area and a portion related to the perimeter only. The right picture shows the spatial distribution of the vertical electron current density. Marked are the actual emitter width $b_{E0}$ as well as the effective emitter width $b_{E}$, calculated from $b_{E0}$ and $\gamma_C$ (cf. 3.58, 3.60). 154
Figure 3.32 Schematic illustration of the effective emitter area concept. The area and perimeter currents are gathered in a single effective contribution.

Figure 3.33 Experimental data of $I_C/A_E$ versus $P_{E0}/A_{E0}$ for $V_{BE} = 0.45–0.5$ V in steps of 10 mV. $A_{E0}$ and $P_{E0}$, respectively, are the actual emitter window area and perimeter, respectively. The drawn emitter dimensions are $(0.31, 0.35, 0.4, 0.53, 0.7, 1.2, 2.2) \times 10 \, \mu \text{m}^2$. Symbols represent measured data and dashed lines results from linear regression.

Figure 3.34 Schematic illustration of the generalized effective emitter area concept.

Figure 3.35 Required matrix of test structures for scalable parameter extraction in the case of the generalized scaling laws.

Figure 4.1 Cross section of a coplanar wave guide (CPW) with finite ground planes, and sketches of the E field distributions of the first propagating modes supported.

Figure 4.2 Cross section of CPW placed (a) on metal chuck, (b) on absorber. Electrical field intensity below the CPW metal plates (5 \, \mu m) for case (c) no absorber and (d) with absorbing boundary conditions in the 3D FEM simulation, both fields were computed at 180 GHz.

Figure 4.3 (a) Simulated $S_{21}$ of CPW on alumina substrate for various cases: CPW no GAP sub $= 0 \, \mu \text{m}$, GAP $= 0 \, \mu \text{m}$, CPW GAP sub1 sub $= 320 \, \mu \text{m}$, GAP $= 500 \, \mu \text{m}$, CPW GAP sub2 sub $= 420 \, \mu \text{m}$, GAP $= 500 \, \mu \text{m}$; (b) CPW structure used in the EM simulator with highlight on the lumped bridge configuration; (c) measurement of different (4) thru lines on alumina substrate in different locations of the calibration substrate. Locations (i.e., two middle and two center) identified in the inset on top right.
**Figure 4.4**  (a) Simulated $S_{21}$ of CPW on fused silica substrate for various cases: CPW no GAP sub $= 0 \, \mu m$
GAP $= 0 \, \mu m$, CPW GAP sub 1 sub $= 320 \, \mu m$
GAP $= 500 \, \mu m$, CPW GAP sub 2 sub $= 420 \, \mu m$
GAP $= 500 \, \mu m$; (b) measurement versus simulation of a thru line on fused silica substrate. 168

**Figure 4.5**  Schematic representation of the capacitive coupling between the probe tip and the substrate where the device under test (DUT) is embedded. 169

**Figure 4.6**  Worst case error bound for calibration transfer from fused silica and alumina to SiGe BEOL, before correction (full symbols, solid lines) and after correction (empty symbols, dotted lines), obtained with on-wafer measurements on a 600-\mu m CPW line manufactured on IHP SiGe 130 nm BiCMOS technology, in the frequency range from 75 to 110 GHz. 170

**Figure 4.7**  Coplanar wave guide CPW calibration structures realized on IHP SiGe 130 nm BiCMOS technology. (a) Microphotograph of the thru line, (b) of the reflect standard and (c) of the transmission line employed for the WR05 calibration kit, (d) schematic cross section of the CPW line. 172

**Figure 4.8**  Field distribution on waveguide ports at 300 GHz when exciting the structures described in Figure 4.7, for (a) Keysight EMPro and (b) Ansoft HFSS. 173

**Figure 4.9**  Real part of characteristic impedance for the line shown in Figure 4.7(a), computed with the simulation approach described in (solid lines EMPro, dashed lines HFSS, dashed-dot lines CST), and measured using the method of (empty circles) and the method of (filled squares). 174

**Figure 4.10**  Comparison of probe-tips corrected measurements of a verification line manufactured on the SiGe BEOL in the frequency range 75–325 GHz for different calibrations. 175
List of Figures

Figure 4.11  Simplified schematic top-view of a generic test-structure realized with CL-ICPW. (a) Input section, (b) M7-M1 vertical transition and (c) DUT stage. ................................. 176

Figure 4.12  Schematic cross section of the input stage used for the test structures (a). 3D model of the vertical transition connecting the central conductor of the input stage in M7 to the CL-ICPW central conductor in M1 (b). Schematic cross section of the CL-ICPW employed in the DUT stage of the calibration kit (c). ................................. 177

Figure 4.13  Micrograph of the de-embedding kit on Infineon B11HFC technology. ................................. 178

Figure 4.14  Top view of the transistor (EBCEB) integrated into the test-structure (a) Detailed view of the layout for the integrated transistor (b), highlighting the input and output fixture (in yellow) required to guarantee connection to the intrinsic device. The base, collector, and emitter contact (B, C, and E, respectively) are marked on the layout. ................................. 179

Figure 4.15  S-parameter measurements (dotted lines) versus model of the considered Infineon transistor (solid lines) for both a) Amplitude (in dB) and b) Phase (in degrees). ................................. 180

Figure 5.1  CB output characteristics of the DUT manufactured by IHP; also shown are the pinch-in locus (red dashed line) and the stress paths A, B, C. ................................. 187

Figure 5.2  Relative base current degradation of the IHP HBT(s) as a function of stress time (a) for \( J_{E,\text{stress}} = 0.12 \text{ mA/\mu m}^2 \) and various \( V_{CB,\text{stress}} \) (series A), and (b) for \( V_{CB,\text{stress}} = 2.75 \text{ V} \) and various \( J_{E,\text{stress}} \) (series C). Also shown is extraction of exponent \( \alpha \) at short and long stress times for selected cases. ................................. 188
Figure 5.3  Relative base current reduction vs. anneal time obtained by applying $T_B = 398$ K, $V_{CB,anneal} = 1.5$ V, and $J_{E,anneal} = 30$ mA/µm$^2$ to IHP HBTs previously stressed with the bias conditions of Figure 5.2(a) (also reported in the legend). The monitoring of the base current was performed in situ, i.e., at $T_B = 398$ K for $V_{BE} = 0.6$ V and $V_{CB} = 0$ V.

Figure 5.4  Relative base current degradation of the IFX device(s) vs. stress time for $V_{CB,stress} = 2$ V and various $J_{E,stress}$.  

Figure 5.5  Relative base current degradation of the IFX DUT(s) against stress time for $J_{E,stress} = 1.4$ mA/µm$^2$ and various $V_{CB,stress}$.  

Figure 5.6  Relative base current degradation of the IFX device(s) as a function of stress time for $J_{E,stress} = 1.4$ mA/µm$^2$ and (a) $V_{CB,stress} = 2.5$ V, (b) $V_{CB,stress} = 2.75$ V. Also shown is the extraction of exponent $\alpha$ at short and medium times.  

Figure 5.7  (a) Avalanche current density $J_{AV}$ and (b) base–emitter junction temperature $T_j$ as a function of emitter current density $J_E$ for various $V_{CBs}$. Also shown are the conditions corresponding to the stress tests reported in Figures 5.4 and 5.5 (the same symbols were used for the sake of clarity).  

Figure 5.8  Output characteristics of the SiGe HBT under test simulated using HICUM/L2. Also represented are the examined bias conditions (P1, P2, P3, and P23).  

Figure 5.9  Monitoring forward Gummel plots for the DUT stressed at P1, P2, and P3.  

Figure 5.10  Evolution of the excess base current as a function of stress time for six identical HBTs tested at P1, six HBTs tested at P2, and six HBTs tested at P3.  

Figure 5.11  Evolution of the forward Gummel plot with stress (aging) time at P23. Shown in the inset is the relative variation of $I_B$ at $V_{BE} = 0.65$ V.  

Figure 5.12  Evolution of the reverse Gummel plot with stress (aging) time at P23. Shown in the inset is the relative variation of $I_B$ at $V_{BC} = 0.5$ V.
**List of Figures**

**Figure 5.13** Physical origin of the base current degradation represented in a cross section within a TCAD environment. 200

**Figure 5.14** Forward Gummel plots at $V_{CB} = 0$ V at P3 after (a) 7 h and (b) 750 h of stress. Measurement results (symbols) are compared with the simulated (solid) counterparts. 200

**Figure 5.15** Trap density evolution along the interface of the emitter–base oxide spacer vs. stress time at P2 and P3. 201

**Figure 5.16** Forward Gummel plot showing the bias range for noise measurements. 203

**Figure 5.17** $S_{VB}$ showing different G-R mechanisms and their corresponding RTS in time domain for transistor #1. 203

**Figure 5.18** $S_{VB}$ showing different G-R mechanisms at different bias ($V_{BE}$) conditions and their corresponding RTS in time domain for transistor #1. 205

**Figure 5.19** $S_{VB}$ showing different G-R mechanisms at different bias ($V_{BE}$) conditions and their corresponding RTS in time domain for transistor #7. 206

**Figure 5.20** (a) Base RTS at different bias conditions, (b) corresponding time constants for the low and the high states as a function of bias ($V_{BE}$) for transistor #4. 207

**Figure 5.21** Base noise RTS amplitude ($\Delta I_B$) as a function of bias ($I_B$) for different transistor geometries. 208

**Figure 5.22** (a) Collector RTS at different bias conditions and (b) corresponding RTS time constants as a function of bias ($V_{CB}$) for transistors #4 and #5. 209

**Figure 5.23** (a) Forward Gummel plots and (b) base current degradation of IHP HBTs simulated with an empirical aging function (dashed lines). 211

**Figure 5.24** New transistor circuit used for aging law implementation in HICUM. 213

**Figure 5.25** Thermal resistance ($R_{TH}$) as a function of emitter length ($L_E$) for various emitter widths ($W_E$), as experimentally determined for sets (a) #1, (b) #2, and (c) #3. 218
Figure 5.26  Detail of the 3-D Comsol mesh for the IFX transistor with $A_E = 0.13 \times 2.73 \, \mu m^2$, composed of 1.35 million tetrahedra of grossly different dimensions, corresponding to 1.8 million degrees of freedom. ................................................. 219

Figure 5.27  Schematic representation (limited to the innermost tungsten contacts) of the typical cross section of the IFX DUTs. .............................................................. 220

Figure 5.28  Thermal resistances as a function of emitter width for IFX devices sharing $L_E = 2.73 \, \mu m$: experimental (squares) values are compared with those calculated through the simulation approaches A (circles), B (triangles), C (flipped triangles), D (rhombi), and E (left-oriented triangles). .............. 222

Figure 5.29  Comparison between scalable models (5.24) (dashed lines), (5.25) (dotted), (5.32) (solid) with calibrated parameters, and experimental $R_{THS}$ (symbols) for set #2 transistors. ......................... 227

Figure 6.1  Schematic of the broadband Darlington amplifier (a) without and (b) with peaking inductor ($L_p$). ... 237

Figure 6.2  Comparison between measured data (symbols) and compact model HICUM/L2 results (lines). (a) Transit frequency $f_T$ vs. $J_C$ for different $V_{BC}$ values. (B) Transconductance $g_m$ vs. frequency for $V_{BC} = 0V$ and at different $J_C = (1, 5, 10, 20)$ mA/$\mu m^2$. .............................................................. 238

Figure 6.3  Die photograph of the BBA (a) with and (b) without peaking inductor. The chip size in both cases is $(0.245 \times 0.18) \, mm^2$. .................................................. 239

Figure 6.4  (a) Small-signal gain and (b) stability factor of the BBA with and without peaking inductor: comparison between simulation (lines) and measurement (symbols). ......................... 239

Figure 6.5  Sensitivity of the series peaked BBA performance parameters with respect to HICUM model parameters for the transistors (a) Q1 and (b) Q2. ................................. 240
List of Figures

Figure 6.6  (a) LNA with $\pi$-network for input matching, (b) small signal equivalent circuit of the LNA with feedback resistance $R_{FB}$ and input matching elements. ........................................... 241

Figure 6.7  $NF$ and $NF_{\text{min}}$ versus $J_C$ for a SiGe HBT with $A_{E0} = 0.7 \times 0.9 \ \mu\text{m}^2$ for $V_{CE} = 1.2 \ \text{V}$ at $f = 90 \ \text{GHz}$................................................................. 242

Figure 6.8  Schematic of the single-stage wide-band (90–110 GHz) LNA. ................................................................. 242

Figure 6.9  (a) Small-signal results of the wide-band LNA: comparison between measurement (dashed lines) and simulation with HICUM/L2 (solid lines). (b) Corresponding frequency-dependent noise figure $NF$: comparison between measurements (symbols) and simulation of (blue line) and $NF_{\text{min}}$ (red dashed line). ................................................................. 244

Figure 6.10  Sensitivity of the wideband LNA performance parameters with respect to HICUM model parameters for the transistors (a) Q1 and (b) Q2. ............................................ 244

Figure 6.11  (a) Transit frequency of an HBT transistor from IHP SG13G2 versus its collector current density with $V_{BC}$ varying among −0.5, 0, and 0.5 V; (b) Transfer characteristics of an HBT transistor from IHP SG13G2 versus its base–emitter DC voltage with $V_{BC}$ varying among −0.5, 0, and 0.5 V. .... 247

Figure 6.12  Schematic of the three-stage common-emitter LNA. ................................................................. 248

Figure 6.13  Constant available power gain circles (blue curves, from 6.15 dB to 5.35 dB with a 0.2 dB step) and constant NF circles (red curves, from 3.48 dB to 4.28 dB with a 0.2 dB step) for the first stage of the amplifier at 94 GHz. ............................................ 249

Figure 6.14  Measured (symbols) and simulated (lines) results of the W-band ultra-low power three-stage LNA: (a) S-parameters and (b) noise figure. ............................................ 249

Figure 6.15  (a) Absolute sensitivity of LNA FoMs w.r.t. to series resistance variation. Detailed variation of (b) $S_{21}$, (c) minimum noise figure, (d) input referred third-order intercept point, all w.r.t. to series resistance variation. ............................................ 250
Figure 6.16  Schematic of the W-band low-power frequency tripler. ........................................... 252
Figure 6.17  Layout and corresponding EM simulation views of the frequency tripler. ....................... 252
Figure 6.18  (a) Input and output return losses of the core part of the frequency tripler; (b) Conversion gain (actually loss) of the frequency tripler. ........................................... 253
Figure 6.19  Block diagram of 240 GHz quadrature Tx (a) and Rx (b) chipset with identical on-chip ring antenna. ................................................................. 256
Figure 6.20  Block diagram of LO signal source consisting \( \times 16 \) frequency multiplication over four cascaded frequency doublers (D1–D4) and a wideband three-stage PA. ......................................................... 257
Figure 6.21  Schematic of the Gilbert-cell doubler stage for frequency multiplication. The table mentions the passive values and the lengths \( l_b \) and \( l_c \) for microstrip lines used to implement inductors \( L_b \) and \( L_c \), respectively. For D1 and D2, the base tuning inductance. ................................................................. 259
Figure 6.22  Interstage matching between the doubler stages of the multiplier chain for LO generation. The tuning inductance \( L_c \) connected to the collector output is not shown, after. Other parameter values are mentioned in the table in Figure 6.21. ......................................................... 260
Figure 6.23  Simulated: (a) output power and (b) CG of the individual doubler stages. The doublers D1 and D3 are tuned higher, while D2 and D4 are tuned lower, and this resulted in an overall flat response. ......................................................... 261
Figure 6.24  Simulated impedance at the collector outputs of D1–D4 derived from the large signal S-parameter simulations. ................................................................. 261
Figure 6.25  Schematic of the three-stage PA. The transistors Q1–Q4 have an emitter area of \( 8 \times (0.96 \times 0.12) \) \( \mu \text{m}^2 \). ................................................................. 262
Figure 6.26  On-chip power measurements for the standalone LO generation source with an Erickson calorimeter for input LO power of \(-10 \) dBm and \( 0 \) dBm. ......................................................... 264
| Figure 6.27  | Simplified metal-level multi-layer geometry for the differential quadrature coupler. | 265 |
| Figure 6.28  | Simulated input match at all four ports of the quadrature coupler and isolation between the input ports for a differential excitation. All ports are referred to a 100-Ω differential impedance. | 265 |
| Figure 6.29  | Up-conversion mixer schematic with additional buffer stages for wideband 50-Ω IF matching. | 266 |
| Figure 6.30  | Schematic for the down-conversion mixer. Here, additional buffer stages were added to have 50-Ω input impedance required for wideband IF matching. | 268 |
| Figure 6.31  | Schematic of the low-pass filter implemented on a ROGERS 4350B PCB material with a thickness of 0.338 mm. The stepped impedance filter low-pass filter is implemented with microstrip lines on the PCB. | 270 |
| Figure 6.32  | The full-EM simulation results from the filter. | 271 |
| Figure 6.33  | Lens mounted and packaged chip for Tx/Rx module. | 271 |
| Figure 6.34  | Chip-micrograph of the Tx and Rx chipset. The total chip area including the pads is (a) Tx: 1.613 mm² (b) Rx: 1.522 mm². For the on-wafer measurements, an auxiliary balun with an estimated 2.5 dB loss has been added at the output. | 272 |
| Figure 6.35  | On-chip characterization results for (a) the Tx, and (b) the Rx. | 272 |
| Figure 6.36  | Measurement results from the IF bandwidth characterization over a link distance of 90 cm. For this measurement, the LO is fixed at 240 GHz and the measured 6 dB IF bandwidth is 13 GHz. | 273 |
| Figure 6.37  | Measurement setup for the high data rate wireless communication with arbitrary waveform generator (Tektronix AWG70001A) and real-time oscilloscope (Tektronix DPO77002SX). | 273 |
| Figure 6.38  | Measured eye diagrams for: 25 Gbps BPSK modulation (left); 40 Gbps QPSK modulation (right). | 274 |
Figure 6.39  Radar transceiver chip implemented in 0.13-µm SiGe HBT technology and operating at 210–270 GHz: (a) chip micrograph, (b) block diagram; after. The chip size is 2.9 mm \(\times\) 1.1 mm. . . . . . . . . . 276

Figure 6.40  Complete radar transceiver module with a copper heat sink and a 9 mm silicon lens. The incorporated IR-image indicates that the chip-on-lens assembly is at around 29° C. . . . . . . . . . . . 277

Figure 6.41  A 3-D EM simulation model of the packaged radar module with a silicon chip mounted on the back of a 9-mm lens. The chip-on-lens assembly is placed inside a rectangular recess in the PCB and surrounded by a large ground plane. The slot antenna with the differential quadrature coupler in the BEOL dielectric stack of a silicon chip is shown in the magnified view. The transmit port and the receive port are denoted as ‘Tx out’ and ‘Rx in’, respectively. . . . . . . . . . . . . . . . . . . . . . . 279

Figure 6.42  Simulated return loss at the TX port and the TX-to-RX leakage for the complete chip-on-lens packaged assembly from Figure 6.41. . . . . . . . . 280

Figure 6.43  Azimuthal view of the antenna co-polar radiation pattern at 270 GHz for the radar module operating in the transmit mode. . . . . . . . . . . . . . . . . . . . . . 281

Figure 6.44  Frequency-dependent radiated power; data from. Both the total power and the power levels for two orthogonal antenna orientations (‘A-plane’ and ‘B-plane’) are plotted. For plane orientation, please, refer to Figure 6.39. . . . . . . . . . . . . . . . . . . . . . 282

Figure 6.45  Noise figure and conversion gain of the radar module for an IF frequency of 33 MHz. . . . . . . . . 282

Figure 6.46  Architecture of the complete radar under test with a metallic plate located at a distance R. . . . . . . . . 283

Figure 6.47  Phase noise of the frequency chirp generator at 15 GHz driven from the frequency synthesizer Agilent E8257D at 1 GHz; after. A frequency of 15 GHz corresponds to 240 GHz for the up-converted signal at the radar RF output. . . . . . . . . . . . . . . . . . . . . . 284
<table>
<thead>
<tr>
<th>Figure 6.48</th>
<th>Normalized frequency-dependent power received from the calibrating metallic plate after the Hilbert-transformed time-domain IF calibration train.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>285</td>
</tr>
<tr>
<td>Figure 6.49</td>
<td>Radar response to a metallic plate located at a distance of 60 cm from the radar module; data from. (a) Magnitude response after amplitude calibration only, (b) instantaneous beat frequency after the amplitude and phase corrections. The beat frequency de-embedded from the peak in the IF power spectrum of the return signal is 124.1 kHz (see also Figure 6.50). Both frequency and time units are shown due to duality of the sweep time and the actual RF frequency for a linear FMCW radar.</td>
</tr>
<tr>
<td></td>
<td>286</td>
</tr>
<tr>
<td>Figure 6.50</td>
<td>The FFT-computed IF spectrum of the calibrated beat signal corresponding to the metallic plate spaced by 60 cm from the radar module for two different operational RF bandwidths: (a) 60 GHz and (b) 45 GHz. For comparison purposes, the chirp duration was varied for both bandwidths to arrive at the same beat frequency of 124.1 kHz. For 60 GHz, it was set to 2 ms whereas for 45 GHz it was reduced accordingly. The influence of harmonic spurs can be identified around 109 kHz and 140 kHz.</td>
</tr>
<tr>
<td></td>
<td>288</td>
</tr>
<tr>
<td>Figure 6.51</td>
<td>2-D optical scanning test setup for demonstration of the radar 3-D imaging capabilities. A total path length between the radar module and the object is around 780 mm.</td>
</tr>
<tr>
<td></td>
<td>289</td>
</tr>
<tr>
<td>Figure 6.52</td>
<td>3-D imaging experiment with the implemented radar module. (a) Cardboard box with a blister pack of drugs with two missing tablets as the scanned object. (b, c) 2-D scan of the normalized power received for an object-to-radar distance of 780 mm altogether with the range profiles for two different X–Y positions across the cardboard. The positions correspond to the present and the missing tablet, respectively. Both acquired range profiles show a DR of around 50 dB.</td>
</tr>
<tr>
<td></td>
<td>290</td>
</tr>
</tbody>
</table>
Figure 6.53 3-D surface reconstruction of the object from Figure 6.52(a) after a peak-search algorithm. The scan was appropriately range-gated ($770 \text{ mm} \leq Z \leq 788 \text{ mm}$) to eliminate the influence of multi-path reflections inside the cardboard box and the plastic cavities of the blister pack as well as reflections from the front of the box.

Figure 6.54 Illustration of the THz-CT scanner. The system comprises a 490 GHz SiGe-HBT source, an NMOS detector, and an optical train based on four $f\# = 2$, 50 mm PTFE-lenses. The object is rotated ($\phi$) and stepped in the 2D object plane ($y,z$).

Figure 6.55 Photograph of the THz-CT scanner.

Figure 6.56 Schematic (a) and micrograph (b) of the 490 GHz SiGe-HBT radiator.

Figure 6.57 A 3-dimensional EM simulation model of the packaged source module with a silicon chip mounted on the back of a 4 mm hyper-hemispherical silicon lens.

Figure 6.58 Measured output power and DC-to-RF efficiency versus frequency.

Figure 6.59 Measured voltage responsivity and NEP for different gate bias voltages and micrograph of the detector. The modification of the source/drain extension masks shifts the bias point for optimum sensitivity to zero volts.

Figure 6.60 Dynamic range of the THz-CT system for different chopping frequencies measured with a lock-in amplifier with 1 ms time constant.

Figure 6.61 Measured and fitted normalized power at the detector for a knife translation in $y$- and $z$-directions. The Gaussian beam waists are 2.54 mm in $y$-direction and 2.40 mm in $z$-direction.

Figure 6.62 Tomographic reconstruction of a Y-shaped hook driver inside a polyethylene container. The image was recorded with 1 mm spatial and 9° angular resolution within a 250 min acquisition time.
Figure 7.1  Operating speed comparison between SiGeC HBTs, InP HBTs, and MOSFETs vs. critical lithography dimensions (i.e., emitter width or channel length): (a) maximum oscillation frequency and (b) transit frequency. The lines represent LSQ fits of the data, the red filled squares DOTSEVEN results, and the larger crosses the best InP HBT data.

Figure 7.2  Impact of device connections to other circuit elements (a) on the transit frequency of a SiGeC HBT with 120 nm emitter window width and a MOSFET of the 28 nm node (b). The upper lines in (b) represent the pad and pad-device connection line deembedded data, while the lower lines represent the un-deembedded data.

Figure 7.3  Comparison of the terminal (or extrinsic) transconductance of transistors from a large variety of process technologies. Filled symbols represent measured data and open symbols represent predicted (roadmap) data. For FETs, the legend designations correspond to the channel material and structure: planar III–V such as InGaAs (III–V bulk); planar single- or few atomic layers such as black phosphorus or germanane (2D); planar transition metal dichalcogenide such as MoS$_2$ (TMD); planar or FinFET silicon (Si-CMOS); nano-wire silicon or III–V (NW); carbon nano-tube (CNT).

Figure 7.4  Potential applications for silicon integrated mm-wave and THz circuits.

Figure 7.5  Frequency versus output power of some recently published SiGe integrated mm-wave/THz sources.
## List of Tables

<p>| Table 1.1 | Process modules done by Infineon and IHP for the bipolar-only runs (left) and for the full BiCMOS process (right) | 28 |
| Table 1.2 | HBT parameters of EBL HBTs fabricated in joint Infineon/IHP flows in comparison to results of EBL and DPSA reference flows | 30 |
| Table 1.3 | HBT parameters of different process splits | 42 |
| Table 2.1 | Definition of the stress bias conditions P1, P2, and P3 and their corresponding junction temperatures | 99 |
| Table 5.1 | Stress bias conditions and corresponding junction temperatures | 195 |
| Table 5.2 | Details of the DUTs for RTS noise measurements | 202 |
| Table 5.3 | Key figures of the analyzed IFX technology states | 216 |
| Table 5.4 | Bulk thermal conductivities | 220 |
| Table 5.5 | Optimized parameters of the scalable $R_{TH}$ models | 226 |
| Table 6.1 | Comparison of LNA related FoMs for different technologies and topologies | 246 |
| Table 6.2 | Performance summary of the W-band LNAs | 251 |
| Table 6.3 | Performance summary of the W-band frequency triplers | 253 |
| Table 7.1 | Si-integrated wireless communication links above 200 GHz | 319 |</p>
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATSF</td>
<td>Aging Time Scale Factor</td>
</tr>
<tr>
<td>BBA</td>
<td>Broadband Amplifier</td>
</tr>
<tr>
<td>BC</td>
<td>Base–collector</td>
</tr>
<tr>
<td>BEOL</td>
<td>Back-end-of-line</td>
</tr>
<tr>
<td>BiCMOS</td>
<td>Bipolar Complementary Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>BJT</td>
<td>Bipolar Junction Transistor</td>
</tr>
<tr>
<td>BTB</td>
<td>Band-to-band</td>
</tr>
<tr>
<td>BTE</td>
<td>Boltzmann transport equation</td>
</tr>
<tr>
<td>CB</td>
<td>Common base</td>
</tr>
<tr>
<td>CE</td>
<td>Common emitter</td>
</tr>
<tr>
<td>CL-ICPW</td>
<td>Capacitively loaded inverted coplanar waveguide</td>
</tr>
<tr>
<td>CM</td>
<td>Compact model</td>
</tr>
<tr>
<td>CMC</td>
<td>Compact model coalition</td>
</tr>
<tr>
<td>CML</td>
<td>Current mode logic</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complementary Metal-Oxid-Semiconductor</td>
</tr>
<tr>
<td>CMP</td>
<td>Chemical mechanical polishing</td>
</tr>
<tr>
<td>CPW</td>
<td>Coplanar wave guide</td>
</tr>
<tr>
<td>DC</td>
<td>Direct current</td>
</tr>
<tr>
<td>DPSA</td>
<td>Double-poly-Si self-aligned</td>
</tr>
<tr>
<td>DT</td>
<td>Deep trench</td>
</tr>
<tr>
<td>DUT</td>
<td>Device under test</td>
</tr>
<tr>
<td>DUV</td>
<td>Deep ultraviolet</td>
</tr>
<tr>
<td>EB</td>
<td>Emitter–base</td>
</tr>
<tr>
<td>EBL</td>
<td>Epitaxial base link</td>
</tr>
<tr>
<td>EM</td>
<td>electro-magnetic</td>
</tr>
<tr>
<td>FEM</td>
<td>Finite-element method</td>
</tr>
<tr>
<td>fmax</td>
<td>Maximum oscillation frequency</td>
</tr>
<tr>
<td>FoM</td>
<td>Figure of Merit</td>
</tr>
<tr>
<td>fps</td>
<td>Frames per second</td>
</tr>
<tr>
<td>fT</td>
<td>Transit frequency</td>
</tr>
<tr>
<td>Gbps</td>
<td>Gigabit per second</td>
</tr>
</tbody>
</table>
List of Abbreviations

GCPW  grounded coplanar wave guide
GICCR  General integral charge-control relation
G-R  Generation-Recombination
HBT  Heterojunction Bipolar Transistor
HBT  Heterojunction bipolar transistor
HC  Hot carrier
HD  Hydrodynamic
HF  High-frequency
HICUM  High Current Model
IFX  Infineon Technologies AG
IHP  Innovations for High Performance microelectronics
II  Impact ionization
IIP3  Third-order input intercept point
IMD  Inter metal dielectric
InP  Indium phosphide
ITRS  International technology roadmap for semiconductors
LDD  Low-doped drain
LNA  Low-noise amplifier
LRM  Line reflect match
LSQ  Least squares
MM  Mixed-mode
mm-wave  Millimeter wave
MOSFET  Metal-Oxid-Semiconductor Field Effect Transistor
NSEG  Non-selective epitaxial growth
P.DC  Power dissipation
PA  Power amplifier
PDK  Process design kit
PPW  Parallel plate waveguide
RF  Radio frequency
RTP  Rapid thermal processing
RTS  Random telegraph signal
SCR  Space charge region
SEG  Selective epitaxial growth
SEM  Scanning electron microscope
SH  Self-heating
Si  Silicon
SIC  Selectively implanted collector
SiGe  Silicon germanium
SOI  Silicon on insulator
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOLR</td>
<td>Short open load reciprocal</td>
</tr>
<tr>
<td>s-parameters</td>
<td>Scattering parameters</td>
</tr>
<tr>
<td>SPICE</td>
<td>Simulation Program with Integrated Circuit Emphasis</td>
</tr>
<tr>
<td>SRH</td>
<td>Shockley-Read-Hall</td>
</tr>
<tr>
<td>ST</td>
<td>Shallow trench</td>
</tr>
<tr>
<td>STI</td>
<td>Shallow trench isolation</td>
</tr>
<tr>
<td>STM</td>
<td>STMicroelectronics</td>
</tr>
<tr>
<td>TCAD</td>
<td>Technology computer-aided design</td>
</tr>
<tr>
<td>TE</td>
<td>Transverse electric</td>
</tr>
<tr>
<td>TEM</td>
<td>Transmission electron microscopy</td>
</tr>
<tr>
<td>TM</td>
<td>Transverse magnetic</td>
</tr>
<tr>
<td>TRL</td>
<td>Thru reflect line</td>
</tr>
<tr>
<td>VCO</td>
<td>Voltage controlled oscillator</td>
</tr>
<tr>
<td>VNA</td>
<td>Vector network analyzer</td>
</tr>
<tr>
<td>W-band</td>
<td>90 to 110 GHz frequency range</td>
</tr>
<tr>
<td>WP</td>
<td>Work package</td>
</tr>
</tbody>
</table>
Introduction

M. Schröter\textsuperscript{1,2}

\textsuperscript{1}Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Germany
\textsuperscript{2}Department of Electrical and Computer Engineering, University of California at San Diego, USA

The semiconductor industry is the fundamental building block of the new economy. There is no area of modern life untouched by the progress of micro- and nanoelectronics. The electronic chip is becoming an ever-increasing portion of system solutions, starting initially from less than 5\% in the 1970 microcomputer era, to more than 60\% of the final cost of a mobile telephone, 50\% of the price of a personal computer (representing nearly 100\% of the functionalities), and 30\% of the price of a monitor. In addition to their value in terms of cost, semiconductor components are the enablers of new applications, such as ABS, location detection (e.g., GPS positioning), smart cards, autonomous vehicles, and high-rate data communications (e.g., machine to machine), where electronics take over a lot of the essential functionalities and offer safety and security. Thanks to advances in nanoelectronics with their more than proportional increase of operational capabilities in relation to cost, new market opportunities are emerging worldwide, characterized by the needs of products and services offering, e.g., mobility, connectivity, and security.

Interest in utilizing the (sub-)mm-wave frequency spectrum for commercial and research applications has been steadily increasing. Such applications, which constitute a diverse but sizeable future market, span a large variety of areas such as health, material science, mass transit, industrial automation, communications, and space exploration. For the deployment of the respective high-performance and partially highly integrated circuits and systems in
Introduction

Figure 1 List of DOTSEVEN project partners and their home countries.

Commercial markets, silicon-germanium (SiGe) heterojunction bipolar transistor (HBT) BiCMOS technology is well-suited due to the combination of HBT device speed for the high-frequency front-ends with the high integration levels of CMOS for digital signal processing [Che17, Sch17].

Based on a successful research cooperation in the predecessor project DOTFIVE, which produced the first half-THz SiGe HBTs [Hei10], the project DOTSEVEN was launched in late 2012 by the European Commission, targeting a variety of ambitious goals such as pushing HBT performance to 700 GHz (maximum oscillation frequency) and demonstrating working systems at 240 GHz. More and specific goals will be detailed later. For accomplishing the project’s goals, a consortium consisting of partners with complementary expertise was assembled from industry, a research institute, and academia (cf. Figure 1). The project was subdivided into four technical work packages (WPs), one dissemination WP, and one administrative WP.

This book provides an overview of the research results of DOTSEVEN. It starts in this chapter with the motivation at the beginning of the project and a summary of its major achievements. The subsequent chapters provide a detailed description of the obtained research results in the various areas of process development, device simulation, compact device modeling, experimental characterization, reliability, (sub-)mm-wave circuit design and systems.
**Introduction**

**Motivation and Objectives of the DOTSEVEN Project**

The DOTSEVEN project proposal was motivated by the increasing interest in utilizing the mm-wave frequency spectrum within the so-called THz gap\(^1\) which ranges from 0.3 to 30 THz (cf. Figure 2), for a wide variety of applications. Examples for these applications at the beginning of the project were >120 GHz industrial sensors including mm-wave scanning and radar, extremely broadband ADCs with 50–100 Gs/s and >25 GHz signal bandwidth at 5–6 bit resolution, 400 Gb/s optical (backbone) transmission, as well as highly linear amplifiers, e.g., for 5G mobile communications. These circuits and systems serve a large variety of markets [Sie02, Sie04, Ton07, Kuk10, Coo11, Tay11, Son11, Kem11, Aji11, Eis11] such as health care and biology (e.g., medical equipment, patient monitoring, tissue and genetic screening), infrastructure and construction (e.g., structural safety), mass transportation (e.g., security screening, automotive radar, in-seat entertainment), industrial automation (e.g., sensors), and communications (e.g., high-bandwidth terrestrial point-to-point wireless, satellites). The deployment of the associated high-performance circuits and systems in commercial and military markets is driven mainly by cost, form-factor, and energy-efficiency.

The rapidly increasing interest in THz-applications was documented by the start of a new IEEE Journal, namely the “Transactions on Terahertz Science and Technology” as well as first business reports (e.g., [Thi11]), according to which applications operating in the mm- and sub-mm-wave range constitute a diverse but quite sizeable future market.

The design and implementation of high-speed circuits such as those mentioned above requires individual transistors to be able to operate, i.e., maintain power gain, at 3–10 times higher frequencies. This puts their characteristic operating frequencies well beyond the previous 500 GHz. Therefore, the main objectives of the DOTSEVEN project were:

- The realization of SiGe:C HBTs operating at a maximum (oscillation) frequency up to 700 GHz (i.e., 0.7 THz) at room temperature.
- The evaluation, understanding, and modeling of the relevant physical effects occurring in such high-speed devices and circuits for supporting process development and circuit design.

\(^1\)The designation “gap” results from the strong drop in signal output power generated from both electronic and optical devices in this frequency range.
Introduction

The design and demonstration of working integrated mm- and sub-mm-wave circuits using such HBTs for specific applications as specified further below.

Establishing and maintaining the European leadership in sub-mm-wave SiGe HBT process technology and opening up the mm- and sub-mm-wave market to the broader European and international industry.

In this book, the designations “maximum frequency” or “operating speed” of a transistor are synonymous for maximum oscillation frequency $f_{\text{max}}$ and CML gate delay $\tau_{\text{CML}}$, which – compared to the often used common-emitter current gain transit frequency $f_T$ – are more relevant transistor-related figures of merit (FoMs) for circuit applications and provide more detailed performance information. Nevertheless, the project strived for a balanced device design with a reasonable ratio $f_{\text{max}}/f_T$ not exceeding two in order to make the developed process technologies applicable to a wide range of applications.

$\text{Note that } f_T \text{ and } f_{\text{max}} \text{ values are always extrapolated from a single-pole low-pass behavior of the respective gain. This definition enables a reliable comparison of device-related speed performance between different technologies.}$
Approach toward Achieving the Ambitious Goals

The research and development aspects of the DOTSEVEN project were tackled by four clearly defined and well-connected WPs during a period of 45 months. Below is a brief description of each WP. Details are discussed in the subsequent technical chapters.

Work package 1 comprised advanced and revolutionary process development with the goal to create a “SiGe HBT process technology platform,” subdivided into two major directions. First, at the research institute novel ideas were pursued and possibly revolutionary process modules were developed with a focus on device architectures that had a high probability of significantly improving the device performance. Key aspects addressed here were in the areas of collector formation, vertical profile optimization, and emitter/base architecture. Second, at the industrial fabrication partner the most promising research results were further considered regarding their potential integration in an advanced industrial bipolar and later on also in a BiCMOS production process flow. In parallel to the above activities, the additional passive and active devices necessary for fully integrated mm-wave circuits were developed and integrated into the existing process flow. At certain stages of the project, wafers and process design kits (PDKs) were delivered to the other partners in (i) WP3 for elaborate electrical characterization, model parameter extraction, and compact model development, (ii) WP2 for the calibration and verification of numerical simulation tools, and (iii) WP4 for circuit design and characterization as well as building the demonstrators.

Work package 2 was dedicated to “Computational modeling tools” using physics-based predictive simulation tools for solving fundamental equations numerically, which allow the simulation of electrical characteristics of the fabricated structures. The device simulation subset, solving the semiconductor equations, is also known as “Technology Computer Aided Design (TCAD)”. This modeling activity aimed at the continuous support of not only the technology development work in WP1 by providing guidelines for optimizing device performance, but also the development of compact models and the generation of virtual electrical characteristics for extracting preliminary model parameters for WP4. Advanced hydro-dynamic (HD) transport models were employed as a compromise between acceptable computation time and accuracy of simulations, while the Boltzmann transport equation (BTE) was utilized for predicting the electrical performance and calibrating the HD transport model. In addition, three-dimensional thermal and electromagnetic
simulations, partially based on in-house tools developed previously, were applied for predicting and investigating distributed parasitic effects resulting from self-heating and HF operation.

Work package 3 emphasized on “Device characterization and compact modeling” and linked process technology (WP1) with circuit design (WP4). This WP addressed the following tasks. First, a common set of optimized test structures and new model parameter extraction strategies were developed. The second task was dedicated to compact model development for overcoming the deficiencies of existing models for sub-mm-wave frequencies and applications; also, the large-signal compact model was demonstrated to be valid all the way up to 1 THz [Sch14]. Within the third task, based on existing hardware and in collaboration with WP1 and WP2, realistic compact models representing the target process (i.e., possible target profiles for a 0.7 THz HBT) and its performance were predicted in order to establish a rough guideline for process development. The fourth task was to set up the methodology for accurate transistor measurements as well as suitable de-embedding and calibration methods at the targeted mm- and sub-mm-wave frequencies. The fifth task, again in strong cooperation with WP2 and WP1, was to do preliminary investigations of the reliability of the newly developed HBTs.

Work package 4 comprised “Millimeter-wave circuit applications and demonstrators”. The objective of this work package was twofold. First, simple benchmark circuits were designed in cooperation with WP3 to evaluate the developed models under realistic circuit conditions, to allow a comparison with other process technologies, and to give circuit designers a good idea of the process capabilities for practical applications. The simple nature of these circuits provided valuable feedback regarding the impact of specific physical effects and the accuracy of the delivered models. In parallel, automated procedures for the initial design of these mm-wave benchmark circuits were developed to enable their implementation by modeling and process engineers. Second, as the major goal, WP4 demonstrated the viability of next-generation mm-wave and THz applications by exploiting the developed advanced process technology and modeling capabilities. In particular, WP4 aimed at building the demonstrators described later in more detail and hence indispensable design expertise to spur economic growth in emerging mm-wave and THz markets, such as communications, safety, health care environment, and security, by taking into account industrial design objectives and specifications.
In addition to the four technical and scientific work packages, the dissemination and presentation of the project results were organized by the separate WP5. Besides journal and conference publications, project results were presented in tutorials and workshops at various conferences. That material can be found at www.iee.et.tu-dresden.de/iee/eb/res/dot7/dot7.html.

Overview of Results and Their Impact

DOTSEVEN turned out to be highly successful as it even exceeded some of its goals at an extremely competitive cost. Significant improvements against the previous state-of-the-art were accomplished in all areas of SiGe HBT research, which has been documented by the following (non-exhaustive) list of technical achievements:

- Demonstration of SiGe:C HBTs with new room temperature world record performance of 720 GHz $f_{\text{max}}$ and 1.34 ps minimum gate delay as well as the best ever balanced combination with an $f_T$ of 505 GHz and a $BV_{\text{CEO}}$ of 1.86 V, all based on a 130 nm lithography.
- Proof of concept of an industrial 130 nm SiGe BiCMOS process with $(f_{\text{max}}, f_T) = (500, 300)$ GHz and pre-development of a cost-efficient industrial 130 nm SiGe BiCMOS process with leading edge performance of $(f_{\text{max}}, f_T) = (360, 250)$ GHz.
- Establishment of a full suite of technology computer-aided design (TCAD) tools for accurately simulating and modeling advanced SiGe:C HBTs as well as for predicting their future performance along with the first SiGe HBT technology roadmap for the ITRS/IRDS.
- Delivery of accurate HICUM/L2 SiGe HBT models for first-time-right mm-wave designs.
- Demonstration of several world record and benchmark circuits at frequencies up to 500 GHz (triple push oscillator) and fundamental circuits up to 240 GHz (fundamental oscillators and amplifiers), including the realization of mm-wave power amplifiers above 200 GHz with output power up to 10 dBm and the successful demonstration of power combining techniques in SiGe-based PAs above 200 GHz for the first time.
- Demonstration of the first all-silicon computer tomograph operating at 490 GHz as well as of a 210–270 GHz 3D imaging system.
- Demonstration of 240 GHz transmitter and receiver for communications.
Introduction

- Increase of output power and reduction of power dissipation by about a factor two for an industry-based 77 GHz automotive radar transmitter.

Emerging mm-wave and THz markets will benefit from the developed 0.7 THz SiGe HBT transistors in two ways: (1) Their superior HF performance and possible combination with CMOS integration capabilities make them an enabling technology for applications that historically have exhibited low integration levels and yield. (2) Economies of scale can be used to provide a cost-effective platform for highly integrated subsystems and single-chip solutions at mm-wave frequencies and beyond. As such, a 0.7 THz SiGe HBT technology targets the system miniaturization at very high frequencies to enable the “mm-wave System-On-Chip” in the future.

In summary, SiGe:C HBTs have proved their capability to support large bandwidth and high data rates for high-speed/high-frequency systems. Devices with impressive operating frequency now have been demonstrated that only a couple of years ago would have been believed to be reserved for III–V technologies. The higher operating speed of SiGe:C HBTs developed within the proposed project DOTSEVEN can be leveraged for advanced circuits and systems in different ways:

- They can open up new applications at very high frequencies (THz) using harmonics while still providing higher output power than passives used today.
- Their speed can be traded for lower power dissipation.
- They can be used to mitigate the impact of process, voltage, and temperature variations (PVT-variations) at lower frequencies for higher yield and improved reliability (e.g., in case of automotive radar application or high-bandwidth communications requiring highly linear front-ends).
- The resulting BiCMOS technologies enable the fabrication of complex (sub-)mm-wave systems for medium- and high-volume applications.

The results listed above were obtained through a tight cooperation and efficient communication between technology, modeling, and design partners within and across work packages. For instance, the close cooperation between the two technology providers made a fast transfer of IHP’s research results into IFAG’s production technology pre-development cycle possible. DOTSEVEN has cemented the international leadership of the European mm-wave community. The results mentioned above were achieved with a total EU contribution of just 8.6 M€ and an overall cost of just 12.3 M€, which is extremely small compared to the development of III–V technologies and in particular RF-CMOS, especially when considering the fact that as of today...
still no RF-CMOS process exists with HF performance that is even close to the one of DOTSEVEN. A more detailed technology comparison is given in the Outlook chapter.

In summary, DOTSEVEN has played a unique key role in the development of a new generation of high-speed silicon technologies and has pushed Europe to the forefront of the world-wide competition. The project benefited significantly from the strong links between research and industry. It enabled to pursue the broad range of activities from device and material research to the system implementation and demonstration simultaneously and with sufficient critical mass, thus opening up the path to a rapid exploitation of the results and economic growth on the one hand and providing the means for educating a highly skilled workforce in the mm- and sub-mm-wave application area, on the other hand. Overall, DOTSEVEN demonstrated clearly that seriously advancing high-frequency electronics is possible with relatively low cost (compared to CMOS and III–V technology) by assembling a suitable multidisciplinary consortium, efficient organization, and defining meaningful and realistic goals.

References


[Sie04] Siegel, P. (). Terahertz technology in biology and medicine. IEEE Trans. Microwave Theory Techn. 52, 2438–2447.


SiGe HBT Technology

H. Rücker and B. Heinemann

IHP, Germany

1.1 Introduction

Advances in silicon–germanium (SiGe) heterojunction bipolar transistor (HBT) technologies resulted in an impressive increase in high-frequency performance during the last decade extending the addressed application frequencies into the mm- and sub-mm-wave bands. Today, SiGe HBTs are widely used for applications like automotive radar, high-speed wireless and optical data links, and high-precision analog circuits. BiCMOS technologies which comprise high-speed SiGe HBTs in a radio-frequency (RF) CMOS technology environment combine the excellent RF performance of SiGe HBTs with the high level of integration and the high computing power of Si CMOS. These technologies became a key enabler for demanding mm-wave systems which integrate radio front-end circuits together with digital control circuits and signal processing on a single chip. Previous development has demonstrated that SiGe HBTs continue to offer significantly higher cutoff frequencies, higher output power, and superior analog characteristics compared to CMOS transistors of the same lithography node. Thus, the integration of SiGe HBTs in a CMOS platform represents a very attractive option to boost the RF performance of a given technology node.

The state of the art of SiGe HBT technology before the start of the DOTSEVEN project in October 2012 was reviewed in [Che11]. Developments performed within the predecessor project DOTFIVE resulted in the first demonstration of SiGe HBTs with maximum oscillation frequencies, $f_{\text{MAX}}$, of 500 GHz together with transit frequencies, $f_T$, of 300 GHz and minimum ring oscillator gate delays of 2.0 ps [Hei10]. This was the starting point of the DOTSEVEN project addressing the challenging target for SiGe HBTs with peak $f_{\text{MAX}}$ values of 700 GHz and minimum gate delays of
1.4 ps. Figure 1.1 summarizes published peak $f_T$ and $f_{\text{MAX}}$ values of selected high-speed SiGe HBT processes from the last decade. BiCMOS technologies with peak $f_{\text{MAX}}$ values between 300 GHz and 400 GHz and peak $f_T$ values of 230–320 GHz are in production or pre-production at several companies now. Recent research results have demonstrated that this performance can be increased much further. The values obtained within the DOTSEVEN project are indicated as red diamonds in Figure 1.1. In 2015, two separate investigations demonstrated new record values for $f_{\text{MAX}}$ [Boe15] and $f_T$ [Kor15]. Further technology optimization finally enabled the demonstration of the DOTSEVEN goal including the simultaneous realization of peak $f_T$ and $f_{\text{MAX}}$ values of 505 GHz and 720 GHz, respectively [Hei16].

The reminder of this chapter is organized as follows. Major performance factors of SiGe HBTs are reviewed in the section “HBT Performance Factors.” Fundamental dependencies of typical high-frequency figures of merit (FoMs) on device parameters are discussed here. The section “HBT Device and Process Architectures Explored in the DOTSEVEN Project” addresses device architectures for high-performance SiGe HBTs and process integration aspects. Favored process options for HBTs with selective epitaxial growth (SEG) and with non-selective epitaxial growth (NSEG) of the SiGe base layer are analyzed in detail. The focus is on the work performed in the DOTSEVEN project concerning the development of the high-performance SiGe BiCMOS technology platform B11HFC at Infineon (see the section “DPSA-SEG Device Architecture”), the investigation of an advanced HBT

![Figure 1.1](image-url)  
Figure 1.1  Peak $f_T$ and $f_{\text{MAX}}$ values of high-speed SiGe HBT technologies. Red diamonds indicate results of the DOTSEVEN project.
1.2 HBT Performance Factors

Typical FoMs characterizing a process technology in terms of high-frequency performance are the transit frequency \( f_T \) and the maximum oscillation frequency \( f_{\text{MAX}} \). The transit frequency \( f_T \) is defined as the frequency for which the small-signal current gain \(|h_{21}|\) falls to unity, i.e.,

\[
|h_{21}(f)|_{f=f_T} = 1.
\]  

The frequency \( f_{\text{MAX}} \) is defined as the maximum frequency for which the transistor can amplify power. In this context, Mason’s unilateral power gain \( U \) is widely used, and \( f_{\text{MAX}} \) is defined by:

\[
U(f)|_{f=f_{\text{MAX}}} = 1.
\]  

While the frequency \( f_{\text{MAX}} \) represents a speed metric for circuits such as amplifiers and oscillators, \( f_T \) gives a measure of the speed of switching circuits such as dividers. Ring-oscillator gate delays are relevant FoMs for digital high-speed circuits. Here, we use the current mode logic (CML) ring-oscillator gate delay time \( \tau_{\text{CML}} \). In addition, the base–collector breakdown voltage \( BV_{\text{CES}} \) and the open-base emitter–collector breakdown voltage \( BV_{\text{CEO}} \) are important since they determine the maximum output power that can be provided by a transistor. Further characteristics of relevance for evaluating potential applications include the minimum noise figure, the linearity, and the gain of a transistor.

In the following, we are going to discuss the impact of different device regions and their electronic properties on RF performance. Basic device regions are indicated in the generic cross section of a high-performance SiGe HBT shown in Figure 1.2. For the analysis of the contribution of the individual device region to the delay time of the transistors
response to an RF signal, it is helpful to relate the resistances and capacitances of the device regions to a simplified small-signal compact model.

Figure 1.3 indicates the resistances and capacitances of the individual device regions and relates them to a small signal equivalent circuit for the transistor operation in forward active mode. The model includes the resistances $R_E$, $R_B$, and $R_C$, of the emitter, base, and collector, respectively. The base resistance is divided into an intrinsic contribution $R_{Bi}$ and extrinsic
contribution $R_{Bx}$ originating from the link region which contacts the intrinsic base. The base–collector capacitance ($C_{BC}$) is divided into an intrinsic part $C_{BCi}$ and an extrinsic part $C_{BCx}$ related to the base link region. $C_{BE}$ includes the depletion capacitance as well as the oxide capacitance of the base–emitter junction, $C_{diff}$ is the diffusion capacitance related to the storage of minority charges in the forward operation mode, $\beta_f$ is the forward DC current gain, $g_m$ is the transconductance, $R_{Ea}$ is the output resistance related to the Early effect, and $V'_{BE}$ is the intrinsic base–emitter voltage.

The frequency-dependent small signal current gain $h_{21}(f)$ of the model depicted in Figure 1.3 is approximately given by:

$$\frac{1}{h_{21}(f)} = \frac{1}{\beta_f} + j2\pi f \left( \frac{C_{diff} + C_{BE} + C_{BC}}{g_m} + (R_E + R_C) C_{BC} \right).$$  \hspace{1cm} (1.3)

In the limit of large frequencies, $h_{21}$ is inversely proportional to the frequency $f$. The corresponding unit gain transit frequency $f_T$ is given as:

$$\frac{1}{2\pi f_T} = \frac{C_{diff} + C_{BE} + C_{BC}}{g_m} + (R_E + R_C) C_{BC}.$$  \hspace{1cm} (1.4)

The transconductance $g_m$ is proportional to the collector current $I_C$ in the bias region of ideal exponential slope according to $g_m = qI_C/k_BT$, where $q$ is the elementary charge, $k_B$ is Boltzmann’s constant, and $T$ is the junction temperature. The diffusion capacitance $C_{diff}$ accounts for the storage of locally compensated minority carriers during forward transistor operation. The contribution to $C_{diff}$ can be analyzed in a charge-control model [Tak98]. This analysis relies on the fact that any variation of the bias point of the device is related to changes of the carrier densities within the device which are fed by currents into the device contacts. The corresponding forward transit time

$$\tau_F = \frac{C_{diff}}{g_m} = \tau_E + \tau_{EB} + \tau_B + \tau_{BC}$$  \hspace{1cm} (1.5)

can be divided into contributions accounting for charge storage in the emitter, base–emitter junction, base, and base–collector junction regions, respectively. According to the charge-control model, these contributions are approximately given by:

$$\tau_E = \frac{C_E}{g_m},$$  \hspace{1cm} (1.6)

$$\tau_{EB} = \frac{C_N}{g_m},$$  \hspace{1cm} (1.7)
\[ \tau_B = \frac{w_B^2}{2D_{nB} v_{sat}}, \quad (1.8) \]
\[ \tau_{BC} = \frac{w_{BC}}{2v_{sat}}. \quad (1.9) \]

Here, \( w_B \) is the width of the neutral base region, \( w_{BC} \) is the depletion width of the base–collector junction, \( D_{nB} \) is the electron diffusion coefficient in the base, and \( v_{sat} \) is the saturation velocity of electrons. \( C_E \) and \( C_N \) denote the parts of the diffusion capacitance related to neutral charge storage in the emitter and base–emitter junction regions, respectively. The compensated charge \( C_N \) stored in the base–emitter junction can account for a significant contribution to \( \tau_F \) in particular at high current densities [Hue96]. The emitter delay time \( \tau_E \) is of minor importance for typical SiGe HBTs since the amount of holes stored in the emitter is inversely proportional to the current gain. The magnitude of \( C_E \) is determined by the emitter properties. The maximum oscillation frequency of the equivalent circuit of Figure 1.3 is approximately given by:

\[ f_{MAX} \approx \sqrt{\frac{f_T}{8\pi ((R_{Bx} + R_{Bi}) C_{Bi} + R_{Bx} C_{Bx})}}. \quad (1.10) \]

This relation is reduced to:

\[ f_{MAX} \approx \sqrt{\frac{f_T}{8\pi R_B C_{BC}}}, \quad (1.11) \]

if \( R_B \) and \( C_{BC} \) are not separated into extrinsic and intrinsic contributions.

Based on the Equations (1.4) to (1.10), the following scenario can be envisioned for the enhancement of the cutoff frequencies \( f_T \) and \( f_{MAX} \) by scaling vertical and lateral device dimensions. The transit frequency \( f_T \) is predominantly determined by the vertical doping profile. Figure 1.4 illustrates qualitatively the directions of profile optimization for \( f_T \) enhancement.

Reduction of the width \( w_B \) of the boron-doped base reduces the base transit time \( \tau_B \) according to Equation (1.7). A minimum width of the boron-doped region has to be ensured together with a low base sheet resistance. Today, base layers with typical sheet resistances of about 2 k\( \Omega \)/sq can be grown epitaxially with widths of less than 5 nm. In addition to the deposition of a thin base, its diffusion during subsequent processes has to be kept as small as possible. A widely applied approach to minimize B diffusion is the additional doping of the SiGe layer with carbon [Lan96, Ost97, Rue99]. Moreover, the thermal budget of post-epi processing has to be kept low.
The challenge here is to realize simultaneously high dopant activation in heavily doped device regions and minimum diffusion broadening of the base. Together with the base width, the width of the Ge profile is also shrunk. This allows one to increase the peak Ge concentration without exceeding the critical thickness of the SiGe layer above which the SiGe layer becomes thermodynamically unstable against the formation of dislocations. For low base transit time $\tau_B$, it is beneficial to realize a steep gradient of the Ge concentration across the non-depleted base width $w_B$. The grading of the Ge profile as indicated in Figure 1.4 causes a built-in electric field due to the decrease of the band gap with increasing Ge content. This field accelerates minority electrons in the base and reduces $\tau_B$.

Reduction of depletion width $w_{BC}$ of the base–collector junction is a measure to reduce the base–collector transit time $\tau_{BC}$. This reduction of $\tau_{BC}$ has to be traded off against an increased base–collector capacitance $C_{BC}$ and a reduced base–collector breakdown voltage due to reduced $w_{BC}$.

The neutral charge storage $C_N$ in the base–emitter region can be reduced by decreasing of the base–emitter depletion width $w_{EB}$ in conjunction with an optimized Ge-profile in the base–emitter junction region. However, reduction of $w_{EB}$ results also in a reduction of the base–emitter breakdown voltage $BV_{EB0}$ and in tunnel currents at low base–emitter voltages. These effects have to be traded off against the reduction of $C_N$.

The doping profiles of the non-depleted emitter and collector regions are optimized for low resistivity due to high concentrations of electrically active dopants. The lowest emitter resistances are typically achieved with mono-crystalline emitters. In addition to the above mentioned measures for $f_T$ enhancement by vertical profile engineering, one also has to minimize
contributions to the base–emitter and base–collector capacitances originating from the edges of the device for realizing higher $f_T$ values according to Equation (1.4).

For realizing high $f_{\text{MAX}}$ values, it is crucial to minimize the base resistance and the base–collector capacitance together with high $f_T$ values as indicated by Equation (1.9). The required reduction of these device parasitics is typically addressed by scaling lateral device dimensions and by optimizing the base-link regions. Figure 1.5 illustrates relevant lateral device dimensions and major contributions of the base-link region to $R_B$ and $C_{BC}$.

Contributions to the extrinsic base resistance originate from the extension of the base layer below the base–emitter spacer, from the adjacent monocrystalline or poly-crystalline p-doped region, the contact resistance between silicide and base poly-Si, the silicide resistance, the contact resistance between silicide and metal contact plug, as well as from the resistance of subsequent metal regions. The extrinsic base–collector capacitance includes capacitances of the mono- and poly-crystalline extrinsic base regions to the selectively implanted collector (SIC), the buried collector layer in the active region, and the buried collector below the base–collector isolation layer. Reduction of these parasitic resistances and capacitances is addressed by reducing the corresponding lateral device dimensions such as the width of the base–emitter spacer $d_{\text{Sp}}$, the width of the emitter poly-Si $w_{\text{EP}}$, and the width of the active collector region $w_{\text{Col}}$. However, depending on the details of the device architecture, there are several tradeoffs between the different parameters. For example, the reduction of $w_{\text{Col}}$ can lead not only to a reduction of $C_{BCx}$ but also to an increase of $R_{Bx}$.

![Figure 1.5](image_url)

**Figure 1.5** Device cross section with lateral device dimensions and major contributions of the base-link region to $R_B$ and $C_{BC}$. 
The intrinsic contribution to the base resistance $R_{\text{Bi}}$ can be reduced for a given base sheet resistance $R_{\text{sbi}}$ by narrowing the emitter window width $w_E$. In a typical scaling scenario, lateral scaling of $w_E$ is accompanied by vertical scaling of the doping profile and increased current densities at peak $f_T$. Under these conditions, it is a major challenge to maintain low emitter and collector resistances as well as thermal resistances when the emitter width is scaled down.

Scaling of the HBT device dimensions under the boundary conditions of minimum base, emitter, and collector resistances imposes complex requirements on device architecture and fabrication process. These challenges have stimulated various innovations of the HBT fabrication process which addressed the reduction of the individual device parasitics by structural improvements as well as by improved material properties such as reduced specific and contact resistances. Approaches explored in the DOTSEVEN project will be reviewed in the following sections.

### 1.3 HBT Device and Process Architectures Explored in the DOTSEVEN Project

Innovations of the device architecture and of the fabrication processes have been major factors for the improvement of the RF performance of SiGe HBTs during the last decades. Fundamental requirements on the device architecture for high-speed HBTs are minimum access resistances to the intrinsic emitter, base, and collector regions together with low contributions of the extrinsic device regions to the base–collector and base–emitter capacitances. The development of device and process architectures which facilitate the simultaneous realization of low $R_B$ and low $C_{BC}$ has been a major challenge in this context. The realization of devices with low thermal resistances is a further requirement in order to limit self-heating.

The above-mentioned device targets have to be realized in fabrication processes which are manufacturable in high volumes with high yield. A further fundamental requirement on the HBT fabrication process is the compatibility with the addressed CMOS technology platform. The integration of SiGe HBTs and other RF-enabling passive or active devices into a BiCMOS technology platform has to be realized without degrading HBT or CMOS device characteristics or yield. The large potential of advanced CMOS processes for geometry scaling opens new options also for the HBT fabrication. However, new challenges arise for the integration of SiGe HBTs...
in continuously shrinking CMOS nodes from tight constraints on the thermal budget and on device topology.

As regards the SiGe HBT device concepts, all current production-related high-speed transistors take advantage of the so-called double-poly-Si (DP) architecture. This configuration provides access from the contact region to the intrinsic base and emitter region by poly-Si layers which are dielectrically isolated against the surrounding transistor regions. It is a powerful means to keep extrinsic parasitics, such as $R_{Bx}$, $C_{BCx}$, $R_E$, and $C_{BE}$, small. It is therefore evident that the basic structure of modern SiGe HBTs is becoming more similar. Nevertheless, we are faced with quite different approaches for device manufacturing resulting in different consequences of their potential electrical performance.

A key differentiator for SiGe HBT fabrication is the way in which the SiGe base is formed. Existing SiGe HBT technologies use either selective or non-selective epitaxial growth of the base. Both approaches have been used for the development of high-performance SiGe HBT processes and found their way into industrial mass production. In the DOTFIVE project, technological solutions were developed promising further speed enhancements for HBT concepts with selective as well as with non-selective base epitaxy. Due to their specific implications on the process complexity and the self-alignment of the transistor regions, various technologies were investigated also in the DOTSEVEN project using the different base-epitaxy methods. Opportunities and challenges of the two approaches will be discussed in detail in the following subsections. This applies also to process options regarding the lateral collector isolation by deep trenches or by the standard shallow trenches of the CMOS process, the formation of the highly conductive sub-collector, and the formation of the base–emitter structure. The choice of the substrate, i.e., bulk or silicon-on-insulator (SOI), is another criterion to differentiate SiGe HBT technologies. Driven by the continuous development of SOI-based CMOS technologies several publications have been devoted to the issue of a suitable technology and device concept for high-speed SiGe HBTs on SOI wafers [Was00, Rue04, Ave05, Thi13]. Here, we will not address this architectural aspect because it was outside the focus of the DOTSEVEN project.

### 1.3.1 Selective Epitaxial Growth of the Base

The classical DP-self-aligned (SA) SiGe HBT technology with SEG of the base represents the most attractive process architecture from the point of view of manufacturing and degree of self-alignment. As described in the next
section, the DOTFIVE project partners Infineon and STMicroelectronics as well as Freescale (now NXP) worked intensively on this concept in the last decade to push its performance. However, substantial improvements beyond the current level will hardly be feasible with this approach as discussed in the section “Approaches to Overcome Limitations of the DPSA-SEG Architecture.” In the DOTFIVE project, alternative SEG process flows were developed to overcome limitations of the conventional DPSA-SEG technology. It will be reported below in detail on joint activities of Infineon and IHP in the DOTSEVEN project to test one of these approaches within Infineon’s 130 nm BiCMOS platform.

1.3.1.1 DPSA-SEG device architecture
The conventional double-poly-Si self-aligned SiGe HBT technology with SEG enjoys large popularity and has been applied in production for long time by several companies [Boe04, Ave09, Joh07]. This process takes advantage from the fact that only one lithographic step is needed to completely construct the internal transistor. In principle, no further mask step is necessary to form the SIC region or the isolation between emitter and base. Usually, this process starts with the deposition of a layer stack comprising a bottom oxide, a $p^+$ poly-Si layer, an upper oxide, and a capping nitride. The emitter window is opened by dry etching which stops at the bottom oxide (Figure 1.6(a)). Nitride spacer formation will prevent from pulling back the upper oxide during the subsequent oxide wet etching. By this step, the intrinsic collector region is exposed and an overhang of the $p^+$ poly-Si is created (Figure 1.6(b)). At this point the SIC can be formed which provides a low-ohmic connection to the highly doped sub-collector. In addition, the nitride inside spacers protect against Si seeding of the $p^+$ poly-Si during the following base epitaxy. With this step, the link between the intrinsic base and the extrinsic part ($p^+$ poly-Si = base poly) is formed (Figure 1.6(c)). Whether the nitride layers are removed at a later stage or not is handled differently [Che11].

The remaining steps are very common also for other HBT processes such as technologies with non-selective base epi. Inside base–emitter spacers are formed and the in situ doped emitter layer is grown with a non-selective epitaxial step. Therefore, at least partly, a mono-crystalline emitter region can be found adjacent to the substrate surface already after deposition. The HBT flow is continued by patterning the emitter and base poly-Si layers. Finally, a short-term high-temperature treatment is needed in order to out-diffuse dopants from the highly doped emitter layer into the base cap layer before the process flow is completed by salicidation and backend fabrication (Figure 1.6(d)). The final annealing step contributes not only to improved
base-current idealities but it also determines the emitter resistance. In the case of a bipolar-only technology, e.g., Infineon’s B7HF200 [Boe04], the thermal budget is largely governed by the needs of the HBT. In BiCMOS processes, as a rule, the minimum requirements of the source–drain anneal determine the crucial thermal budget of the HBT assuming that a ‘source/drain-after-HBT’ integration scheme is realized.

The basic structure of the aforementioned DPSA-SEG process flow was already employed for the first demonstrations [Sat92, Mei95, Pru95]. Essentially, it has been maintained to date. In Figure 1.7, a TEM cross section of Infineon’s latest SiGe HBT transistor generation is shown.

In [Che11], certain differences between the developments of different companies are pointed out. For example, Infineon utilized temporary auxiliary spacers to adjust the area of the SIC whereas the SIC was performed right after the emitter window opening at STMicroelectronics. There are also deviations in the annealing regime of the base poly. In the Infineon
flow, an extra thermal treatment after base epitaxy is introduced for out-diffusing B from the base poly toward the intrinsic base layer. Consequently, the base resistance can be reduced but the base tends to broaden causing lower $f_T$ values. Nevertheless, variations of this annealing showed room for optimizations to increase $f_{MAX}$ with tolerable constrains for $f_T$ [Can12].

The collector construction used by Hitachi [Has14], Infineon [Boe15], and STMicroelectronics [Che14] includes all elements which are typical for a high-speed Si bipolar transistor: an epitaxially buried, highly doped sub-collector isolated laterally by deep trenches and a low-ohmic connection to the collector contact realized by a so-called collector sinker. In order to save fabrication efforts and to reduce complexity of the BiCMOS process, NXP (former FreeScale) developed a Sub-Isolation Buried Layer (SIBL) collector structure using only shallow trench isolation (STI) [Joh07]. A common feature of all these technologies is the shallow-trench isolation (STI) between the internal transistor region and the collector contact which enables simultaneously a low capacitive base link.

In the DOTFIVE project comprehensive efforts were made by Infineon and STMicroelectronics to improve the high-frequency behavior of the conventional DPSA-SEG technology as reported in [Che11]. Clear progress was achieved by changing the vertical profile, thermal treatments, as well as the lateral transistor dimensions. At that time, Infineon was able to increase its
initial \( f_{\text{MAX}} \) values of 190 GHz/250 GHz (B7HF200, [Boe04]) finally to 230 GHz/350 GHz while STMicroelectronics increased these FoMs from 230 GHz/280 GHz (BiMOS9MW, [Ave09]) to 260 GHz/400 GHz. Later, both companies could demonstrate this performance level in a BiCMOS environment too. The \( f_{\text{MAX}} \) results obtained in the DOTFIVE project and in the recent past for the DPSA-SEG concept [Has14, Che14, Tri16] indicate that it is difficult to reach values beyond 400 GHz. The limited possibilities to decrease \( R_{\text{Bx}} \) have been proved as the key bottleneck for advancements of the overall RF performance. Alternative concepts which were conceived to overcome this issue will be presented in the next subsection.

1.3.1.2 Approaches to overcome limitations of the DPSA-SEG architecture

If the geometry of a conventional DPSA-SEG SiGe HBT (see Figure 1.6(d)) is shrunk according to scaling scenarios for next technology nodes, as it was carried out in TCAD studies [Sch11b, Sch17], there is no serious indication for an imminent end of performance progress compared to other technology approaches. In practice, however, we are confronted with the fact that the attempts to increase \( f_{\text{MAX}} \) did not go beyond values of 400 GHz while alternative concepts indeed surpassed this level. Unfortunately, the main reason for this deficiency is closely connected with the key advantage of the conventional DPSA-SEG process, namely the straightforward manufacturing of the link between the intrinsic transistor region and the base poly-Si layer.

The vertical gap between the substrate surface and the base poly is bridged during the selective growth of the base layer (Figure 1.8(a)). Obviously, the base layer and the p+ base poly are separated after base epitaxy.

![Figure 1.8](image)

**Figure 1.8** Different base link configurations of selective epitaxial growth (SEG) HBTs.
by a higher ohmic region which has to be eliminated by B in-diffusion from the base poly. Additionally, it would be beneficial if dopants could be introduced in the un-doped Si cap layer beneath the emitter–base spacers. Several attempts have been made to solve this problem. For example, borosilicate-glass EB-spacers and a dedicated anneal at 800°C for 10 min were utilized by NEC [Sat92] to overcome this issue for one of the first DPSA-SEG technology developments delivering $f_T/f_{MAX}$ values of about 50 GHz. STMicroelectronics tested soak annealing for a few seconds at 1,010°C to 1,040°C between base and emitter deposition for an advanced DPSA-SEG version [Can12]. An improvement of the $f_T/f_{MAX}$/CML gate delay values from 300 GHz/370 GHz/2.33 ps to 320 GHz/390 GHz/2.2 ps was shown for a split with additional annealing at 1,010°C in combination with a reduced B dose of the base layer which was applied to compensate for stronger B broadening compared to the reference process.

Other concepts tried to include the region which surrounds the base layer for a lateral connection (Figure 1.8(b)) in addition to the standard configuration with a vertical link to the base poly. Such an approach could mitigate the effect of the decreasing contact area between the intrinsic base layer and the base poly-Si with ongoing lateral scaling. For this purpose, a second poly-Si layer was inserted in the layer stack enclosing the emitter window in [Was03]. An extra selective epi step was implemented in [Fox08] for positioning of the base poly in lateral direction related to the SiGe base. A simple and meanwhile widely used measure to increase the contact area between the base poly and the base layer is, to some extent, the introduction of 45° rotated substrates. In this way, the emitter windows are aligned along the <100> crystal orientation and the formation of unfavorable facets during epitaxial growth of the base is minimized. However, the progress of above mentioned approaches on RF performance was limited apart from the increased process complexity or the disadvantage of a higher thermal budget. In particular, these attempts did not achieve the progress that might be theoretically possible for highly conductive mono-crystalline base-link region. In this respect, the HBT module with EBL (Figure 1.8(c)) represents an unconventional SEG approach which brought substantial progress for decreasing the specific $R_{Bx}$ contribution without dampening the prospects for high $f_T$ values.

A detailed description of the EBL fabrication process can be found in [Fox11]. The major steps are described below. Figure 1.9(a) shows a cross section after emitter formation. The emitter window was etched in a layer
stack consisting of a lower oxide, a sacrificial nitride, an upper oxide, and a top nitride layer that is already removed at the state of Figure 1.9(a). At this point, there are two specific features which differ from a conventional DPSA-SEG flow. First, a sacrificial nitride layer is deposited instead of the base poly-Si. Second, an overhang of the emitter poly-Si over the emitter window was created in a self-aligned manner by pulling back the upper oxide layer before EB spacer formation. Emitter poly-Si structuring is completed by chemical–mechanical polishing (CMP) similar to [Fox08]. The key idea to form the EBL is illustrated in Figure 1.9(b). After emitter CMP, the devices are covered by an oxide layer, and then the cover oxide and the upper oxide are patterned by a masked dry etching step before the sacrificial nitride is removed by wet etching. The resulting cavities are filled by SEG of B-doped Si as illustrated in Figure 1.9(b) followed by non-selective growth of B-doped Si.
In the first publication on this technology concept [Fox11], gate delay values of 300 GHz/480 GHz/1.9 ps were presented. However, a detailed comparison of the EBL HBT performance against standard DPSA-SEG results was not in the focus of this first demonstration. This assessment has been addressed in the DOTSEVEN project. The EBL HBT was compared directly with the conventional DPSA-SEG approach based on identical collector designs, transistor layouts, and measurement conditions. For this purpose, the EBL HBT module was implemented in Infineon’s 0.13 μm BiCMOS environment which includes the standard collector concept of an epitaxially buried sub-collector and deep-trench (DT) isolation combined with a mm-wave Cu back-end-of-line (BEOL). In contrast, the original EBL process comprised IHP’s DT-free collector approach [Hei02] using STI-isolated, highly doped collector regions as well as an Al-based BEOL.

For this exercise, EBL HBTs and conventional DPSA-SEG HBTs were compared in two ways. First, IHP manufactured its novel device on Infineon wafers in a bipolar-only flow. The joint fabrication started at Infineon by forming the buried sub-collector, the deep trench and STI, and the MOS gates (Table 1.1). Then, the wafer processing was continued at IHP with the EBL module. The CMOS fabrication steps after the HBT module, which could deteriorate the HBT performance, were skipped in these experiments. All process steps for the bipolar devices including the final activation annealing and salicidation were done in these runs at IHP. Compared to [Fox11], the emitter–base spacer process was slightly modified to assist the formation of reduced emitter widths. To eliminate the risk of poly-Si residues, an extra mask was introduced to remove the emitter poly-Si outside of the transistor regions before emitter planarization. Otherwise, we preserved the original EBL flow including the thermal treatment and doping of the SIC, SiGe base, and emitter.

In a second cycle, the full BiCMOS flow was applied. The HBT fabrication was finished at IHP with removing the CMOS protection layer. The further processing corresponded to Infineon’s 0.13-μm BiCMOS process including low-doped-drain implantation and annealing, CMOS gate spacer deposition, source/drain implantation and annealing, and salicidation. Table 1.1 shows which process modules were carried out by Infineon and which by IHP for the bipolar-only flow and for the full BiCMOS process, respectively.
<table>
<thead>
<tr>
<th></th>
<th>Bipolar-only</th>
<th>IHP</th>
<th>BiCMOS</th>
<th>Infineon</th>
<th>IHP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buried layer, Epi</td>
<td>Buried layer, Epi</td>
<td>Isolation</td>
<td>Isolation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Wells</td>
<td>Wells</td>
<td>Gate</td>
<td>Gate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gate</td>
<td>Gate</td>
<td>CMOS protection</td>
<td>CMOS protection</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SiGe HBT</td>
<td>SiGe HBT</td>
<td>LDD</td>
<td>MOS spacers</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDD</td>
<td>Final anneal</td>
<td>S/D</td>
<td>S/D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Final anneal</td>
<td>Final anneal</td>
<td>Salicide</td>
<td>Salicide</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Salicide</td>
<td>Salicide</td>
<td>IMD</td>
<td>IMD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IMD</td>
<td>IMD</td>
<td>Contact</td>
<td>Contact</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Contact</td>
<td>Contact</td>
<td>BEOL</td>
<td>BEOL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BEOL</td>
<td>BEOL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

To assist the BiCMOS integration, several adjustments of the EBL HBT module compared to the bipolar-only runs were made:

- The number of SIC implants for the high-speed HBTs and subsequently the total dose was reduced.
- The base profile thickness was slightly increased to make the profile more robust against the additional thermal budget caused by the CMOS integration.
- The emitter doping was reduced and the Si-cap thickness of the SiGe base deposition was adjusted to compensate for potentially enhanced emitter diffusion due to CMOS integration.
- The effective emitter width was slightly reduced using optimized processes for emitter window lithography and etching to support lateral scaling.
- A new laterally scaled emitter–base spacer process was introduced to reduce the base link resistance.

Figure 1.10 shows the resulting cross sections of the emitter–base complex in the bipolar-only process and the full BiCMOS runs. The effective emitter width amounts to 130 nm for the bipolar-only process and 120 nm in the BiCMOS flow.

In the following, electrical properties of the joint Infineon/IHP HBT fabrications, i.e., bipolar-only and BiCMOS EBL, are evaluated in comparison
1.3 HBT Device and Process Architectures Explored in the DOTSEVEN

Concerning the emitter–base ($BV_{EB0}$) and collector–base ($BV_{CB0}$) breakdown voltages, it should be noted that the collector–base and base–emitter profiles of the reference EBL HBT [Fox11], and consequently also those of the joint bipolar-only runs, are more aggressively scaled than those of the DPSA reference transistor of Infineon [Che11]. Due to the modifications listed above, the corresponding profiles of the BiCMOS version are relaxed resulting in similar values of $BV_{EB0}$ but also of the current density at peak $f_T$ compared to the Infineon reference.

Now, we turn to the evaluation of the high-frequency behavior. For the determination of $f_T$ and $f_{MAX}$, OPEN and SHORT de-embedded $s$-parameters up to 50 GHz were used. $f_T$ and $f_{MAX}$ are extrapolated from the small-signal current gain $|h_{21}|$ and the unilateral gain $U$, respectively, with $-20$ dB decay per frequency decade. Regarding the transistor layout, the focus will be on the double-base contact (BEBC) design because it has been proved superior in terms of high-frequency performance. For the Infineon reference transistor only single-base contact (BEC) data are available [Che11]. Therefore, a BEC configuration of the joint bipolar-only preparation was included in Table 1.2 to facilitate the comparison with the conventional DPSA data. IHP’s reference device consists of an 8-emitter BEC configuration with comparatively short emitter lengths optimized for the used unconventional collector construction.
### Table 1.2

HBT parameters of EBL HBTs fabricated in joint Infineon/IHP flows in comparison to results of EBL [Fox11] and DPSA [Che11] reference flows.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Layout</strong></td>
<td></td>
<td>BEBC</td>
<td>BEC</td>
<td>BEC</td>
</tr>
<tr>
<td><strong>Technology</strong></td>
<td></td>
<td>BiCMOS</td>
<td>Bipolar-only</td>
<td></td>
</tr>
<tr>
<td><strong>No. transistor</strong></td>
<td></td>
<td>3</td>
<td>8</td>
<td>3</td>
</tr>
<tr>
<td>$w_E \times L_E$</td>
<td>$\mu$m$^2$</td>
<td>$0.12 \times 2.69$</td>
<td>$0.13 \times 2.69$</td>
<td>$0.13 \times 2.70$</td>
</tr>
<tr>
<td>$f_T$ GHz</td>
<td></td>
<td>240</td>
<td>305</td>
<td>320</td>
</tr>
<tr>
<td>$f_{MAX}$ GHz</td>
<td></td>
<td>500</td>
<td>465</td>
<td>445</td>
</tr>
<tr>
<td>$j_C(\text{peak } f_T)$ mA/$\mu$m$^2$</td>
<td></td>
<td>11</td>
<td>16</td>
<td>10</td>
</tr>
<tr>
<td>Gate delay ps</td>
<td>$\Delta V = 200$ mV</td>
<td>1.94</td>
<td>1.83</td>
<td>1.86</td>
</tr>
<tr>
<td>Peak $\beta$</td>
<td></td>
<td>650</td>
<td>1,000</td>
<td>450</td>
</tr>
<tr>
<td>$BV_{CE0}$ V</td>
<td></td>
<td>1.7</td>
<td>1.5</td>
<td>1.75</td>
</tr>
<tr>
<td>$BV_{CB0}$ V</td>
<td></td>
<td>4.9</td>
<td>4.8</td>
<td>4.1</td>
</tr>
<tr>
<td>$BV_{EB0}$ V</td>
<td></td>
<td>2.2</td>
<td>1.5</td>
<td>1.35</td>
</tr>
<tr>
<td>$(R_B + R_E) \times L_E$ $\Omega \times \mu$m</td>
<td></td>
<td>n.a.</td>
<td>51</td>
<td>52</td>
</tr>
<tr>
<td>$R_C \times L_E$</td>
<td>$\Omega \times \mu$m</td>
<td>b forced to 1</td>
<td>n.a.</td>
<td>55</td>
</tr>
<tr>
<td>$R_{TH}$ K/W</td>
<td></td>
<td>n.a.</td>
<td>2,100</td>
<td>1,500</td>
</tr>
<tr>
<td>$C_{CB}/L_E$ $fF/\mu$m</td>
<td></td>
<td>s-parameter</td>
<td>1.38</td>
<td>1.45</td>
</tr>
<tr>
<td>$C_{BE}/L_E$ $fF/\mu$m</td>
<td></td>
<td>s-parameter</td>
<td>1.9</td>
<td>2.1</td>
</tr>
<tr>
<td>$C_{CS}/L_E$ $fF/\mu$m</td>
<td></td>
<td>Array</td>
<td>n.a.</td>
<td>0.9</td>
</tr>
<tr>
<td>$R_{SBI}$ k$\Omega$</td>
<td></td>
<td>Tetrode</td>
<td>2.3</td>
<td>2.6</td>
</tr>
</tbody>
</table>
Figure 1.11  Transit frequency $f_T$ and maximum oscillation frequency $f_{\text{MAX}}$ vs. the collector current density $j_C$ for Infineon/IHP EBL fabrication in a bipolar-only process and in a BiCMOS run vs. the IHP EBL reference.

Figure 1.11 shows $f_T$ and $f_{\text{MAX}}$ as a function of the collector-current density for transistors of the two Infineon/IHP EBL versions and of IHP’s reference preparation. Looking at the Infineon/IHP bipolar-only results, the high-frequency parameters (peak $f_T/f_{\text{MAX}}$ values of 300 GHz/500 GHz at $V_{CB} = 0.5$ V for the BEBC device, and 305 GHz/465 GHz for the BEC transistor) represent a substantial progress compared to those of the BEC Infineon device (240 GHz/380 GHz) or to results of other DPSA processes [Che14, Tri16]. In general, these figures fit well to the data of IHP’s reference transistor, although the BEBC layout shows even a 55 GHz higher peak $f_{\text{MAX}}$ whereas peak $f_T$ is 20 GHz lower compared to the IHP reference (Table 1.2). In the case of $f_{\text{MAX}}$, these deviations are explained by the lower $C_{\text{CB}}$ of Infineon’s collector isolation scheme while in the case of $f_T$, the lower $R_C$ and $R_{\text{TH}}$ of the IHP transistor design have to be considered. Note that the IHP reference was re-measured at Infineon under company typical measuring conditions. The somewhat lower $f_{\text{MAX}}$ (445 GHz [Fox15]; 480 GHz [Fox11]) is primarily attributed to the changed extrapolation frequency (20 GHz [Fox15]; 38 GHz [Fox11]).

One important factor for the enhanced RF performance of the HBTs from the joint bipolar-only process vs. that of the Infineon reference is the increase of $f_T$ by about 25% due to an advanced vertical doping profile. Nevertheless, the main effect of the EBL process on $f_{\text{MAX}}$ is the marked reduction of $R_B$ relative to the Infineon reference value of a conventional DPSA-SEG process. Already for the BEC configuration of the EBL HBT, a decrease of
the length-specific input resistance \((R_B + R_E)\) by 40\% relative to the Infineon reference is observed. Similar relations are true also of the BEBC BiCMOS device. It should be stressed at this point again how important identical RF transistor layouts, measurement tools, and extraction procedures are for reliable evaluations. For example, \((R_B + R_E)\) values given in Table 1.2 are extracted from \(y_{11}\) circle fit. This leads to 17\% lower values compared to the procedure applied in [Fox 11] based on a circular fit of \(s_{11}\).

Considering the high-frequency behavior of the HBTs, promising results were demonstrated with respect to a reduced base link resistance. However, the \(f_T\) of 240 GHz realized for the EBL module within Infineon’s 130 nm BiCMOS platform is significantly below the ambitious targets for next SiGe HBT generation. Certainly, the effect of a higher thermal budget of the post-HBT BiCMOS steps at Infineon compared to those of the original IHP flow has to be considered. In addition, more aggressive EB and BC doping profiles have to be applied for further \(f_T\) enhancement.

It remains the question whether there are architecture- or flow-related reasons which make it more difficult or impossible to approach the performance values presented in the section “Optimization towards 700 GHz \(f_{MAX}\)” for the NSEG HBT also with the EBL concept. However, the finally achieved enhanced high-frequency parameters of the NSEG HBT were paid partially with increased process complexity. The search for an HBT architecture and corresponding process flow which combine best performance and reliable, cost-effective processing is in this context of continuing interest.

1.3.2 Non-selective Epitaxial Growth of the Base

Non-selective epitaxial growth of the SiGe base layer is widely used in SiGe HBT fabrication. Examples are production processes of IBM/Globalfoundries [Orn03, Pek14] and TowerJazz [Pre11] as well as several technology generations developed by IHP [Kno04, Hei07, Rue10] and by NXP and imec [Don07, Huy11]. These processes have in common a layer stack consisting of a Si buffer layer, a SiGe layer containing the boron-doped base, and a Si cap layer deposited across the whole wafer. This layer stack grows mono-crystalline in active HBT areas where the Si surface is exposed while it grows poly-crystalline in all other areas covered with oxide or nitride. This so-called differential growth mode is in contrast to the SEG where the deposition occurs only in the exposed Si regions.

An implication of the non-selective growth mode is that the poly-crystalline layer which is grown on the isolation layers adjacent to the active HBT can be used to form the extrinsic base regions. Typically this approach
is combined with an additional ion implantation into the extrinsic base regions to enhance their conductivity. This approach was applied, e.g., in the 0.25-µm BiCMOS process SG25H1 of IHP which provides peak $f_T/f_{\text{MAX}}$ values of 180 GHz/220 GHz [Hei07]. In such an approach, the thickness of the extrinsic base is defined by the layer stack grown to form the intrinsic base. This limits the achievable sheet resistance of the extrinsic base and in particular the conductivity of the extrinsic base region below the poly-emitter overhang. That is why several approaches have been developed to enhance the conductivity of the extrinsic base region by deposition of additional Si layers. It turned out that those elevated extrinsic base regions were necessary for extending $f_{\text{MAX}}$ of NSEG HBTs beyond 300 GHz. An NSEG process with elevated extrinsic base regions self-aligned to the emitter window is used, e.g., in IBM’s 90 nm SiGe BiCMOS technology [Pek14] exhibiting peak $f_T/f_{\text{MAX}}$ values of 300 GHz/360 GHz. In a variant of the process, the RF performance could be further improved to $f_T/f_{\text{MAX}}$ of 285 GHz/475 GHz with the help of millisecond annealing [Liu14].

An alternative NSEG HBT process with elevated extrinsic base regions is used in IHP’s 130 nm BiCMOS technology [Rue10, Rue12]. This HBT concept was the starting point for the performance optimization toward 500 GHz $f_{\text{MAX}}$ performed in the DOTFIVE project. It turned out to be a promising concept for even further performance improvement in the DOTSEVEN project. In the following, we review the main features of the corresponding HBT process flow. The elevated extrinsic base regions are formed by an additional epitaxial step after emitter structuring as first published in [Rue03]. The implementation described below corresponds to the technology SG13G2 of IHP offering HBTs with $f_T/f_{\text{MAX}}$/gate-delay values of 300 GHz/450 GHz/2.0 ps.

A schematic cross section of the HBT is shown in Figure 1.12. Key device features are: (1) Elevated extrinsic base regions self-aligned to the emitter window resulting in low extrinsic base resistance $R_{\text{BX}}$. (2) Formation of the whole HBT structure in one active area without STI between emitter and collector contacts resulting in low collector resistance and small collector-substrate junction areas. (3) Device isolation without deep trenches resulting in reduced process complexity and improved heat dissipation.

Different stages of the HBT process are illustrated in Figure 1.13. The fabrication of the HBT module begins with the formation of the collector regions by high-dose ion implantation. The collector regions are laterally confined by shallow trench regions without introducing additional deep trenches [Hei02]. Active collector regions are defined by deposition and patterning
an oxide layer. The opened windows in this isolation oxide layer are filled by SEG of un-doped Si on the exposed collector areas. Next, selectively implanted collector (SIC) regions are formed via a patterned resist mask. A cross section of the HBT at this stage of the process is shown in Figure 1.13(a). Now, the non-selective growth of the base is performed. The layer stack consists of a Si buffer layer, the SiGe:C base layer, and a Si cap layer. It grows mono-crystalline in active collector regions and polycrystalline on top of the isolation oxide as indicated in Figure 1.13(b). After epitaxy, an oxide/nitride/oxide layer stack is deposited and emitter windows
are structured. Additional inside spacers are formed before depositing and structuring the As-doped emitter. Figure 1.13(c) shows the device cross section before emitter deposition. The emitter is capped with a dielectric layer and structured via a patterned resist mask. Outside spacers are formed on the emitter resulting in the device structure shown in Figure 1.13(d). Next, the sacrificial nitride layer is removed by wet etching followed by the selective growth of the B-doped elevated extrinsic base regions. The fabrication of the HBT module is continued with the patterning of the base poly-Si layer via a further resist mask. After the described process sequence for HBT structuring, the devices are exposed to a final rapid thermal processing (RTP) step which is used in the BiCMOS flow for the activation of source and drain regions. In the reference technology SG13G2 a spike anneal at 1,050°C is applied for this purpose. Finally, cobalt salicidation is performed on all contact areas and the aluminum metallization is processed. A schematic cross section of the final HBT structure is depicted in Figure 1.12.

The TEM cross section in Figure 1.14 shows an NSEG HBT with elevated extrinsic base regions from the SG13G2 BiCMOS process. The geometrical width of the emitter window of the final device is 120 nm. The elevated extrinsic base regions are separated from the emitter window by about 25 nm wide oxide spacers. This device construction facilitates the realization of very low extrinsic base resistances $R_{Bx}$ due to the self-aligned positioning of the elevated extrinsic base to the emitter window and the high conductivity of the crystalline regions of the extrinsic base near the emitter. However, it has to be noted that the NSEG flow presented here exhibits a significantly lower degree of self-alignment than the DPSA-SEG and EBL process flows discussed in the section “Selective Epitaxial Growth of the Base.”

**Figure 1.14** TEM cross section of an NSEG HBT of the technology SG13G2.
In particular, the collector window, the SIC implantation, the emitter window, and the emitter poly overhang are not self-aligned to each other. Their relative alignment is defined by the alignment accuracy of the respective lithographic mask steps. This sensitivity to the accuracy of the lithographic alignment can impose severe limitation for further scaling of lateral device dimensions.

Regardless of the above-mentioned limitations of the described NSEG HBT process with respect to self-alignment and scalability, it served as workhorse for optimizing the HBT performance by IHP within the projects DOTFIVE and DOTSEVEN. This arose from the greater experience and familiarity with the NSEG HBT compared to concepts with selective epitaxy discussed above. The fabrication of the NSEG HBT in the SG13G2 BiCMOS process resulted from intensive optimization of this transistor concept within the DOTFIVE project [Hei10]. This raises the question if and by what means further potential performance improvements could be achieved. According to device simulation, there are still respectable reserves for speed increase [Sch11a, Sch11b]. In particular, lateral scaling should help to increase $f_{\text{MAX}}$ further. In addition, an appropriate vertical scaling of the doping and Ge profile is required for the desired objective of balanced high $f_T$ and $f_{\text{MAX}}$ values.

1.4 Optimization of the Vertical Doping Profile

Optimized device architectures as well as lateral and vertical scaling contributed to noticeable progress for $f_{\text{MAX}}$ over the last years. In contrast, the potential for improving $f_T$ seemed to be limited, in particular, if high $f_{\text{MAX}}$ values have to be retained. All successful attempts to push the peak $f_T$ of SiGe HBTs beyond 350 GHz delivered rather low $f_{\text{MAX}}$ values. For example, the SiGe HBT which demonstrated the highest $f_T$ until 2015 showed a peak $f_T$ value of 410 GHz together with a peak $f_{\text{MAX}}$ value of 190 GHz [Gey08].

Within the DOTSEVEN project, we considered two directions toward HBT performance optimization. First, we focused on aggressive scaling of vertical HBT doping and Ge profiles for increased $f_T$. Second, a device architecture and process flow with a balanced $f_T$-$f_{\text{MAX}}$ design at highest performance level was aimed for. In the following, we describe the main results of the experiments for $f_T$ optimization.

Various vertical doping and Ge profiles were investigated in a simplified HBT flow described in [Kor15]. In these experiments, a reduced thermal budget of the HBT process was utilized for limiting dopant diffusion. Lateral device dimensions were relaxed with respect to the reference process
1.4 Optimization of the Vertical Doping Profile

SG13G2 in order to reduce process complexity. Measured $f_T$ and $f_{MAX}$ vs. collector current density are plotted in Figure 1.15 for the optimized vertical profile. The peak $f_T$ values could be increased to 430 GHz together with peak $f_{MAX}$ values of 315 GHz [Kor15]. These results were achieved for an HBT with a BEC layout configuration sketched in Figure 1.16(a). This layout corresponds to the standard HBT configuration in the SG13G2 reference process. It was optimized for the special collector construction without STI between collector contact and active emitter area. For better comparability with the results of 2D device simulations presented below, we have also investigated devices with CBEBC layout configuration sketched in Figure 1.16(b).

A further objective of these investigations in the DOTSEVEN project was the assessment of the accuracy of theoretical performance predictions from state-of-the-art device simulations based on the comparison of simulated and measured $f_T$ and $f_{MAX}$ vs. collector current density for an HBT with BEC layout configuration. Eight HBTs in parallel with individual emitter areas of $0.17 \times 1.01 \mu m^2$ were measured [Kor15].

![Figure 1.15](image1.png)

**Figure 1.15** $f_T$ and $f_{MAX}$ vs. collector current density for an HBT with BEC layout configuration. Eight HBTs in parallel with individual emitter areas of $0.17 \times 1.01 \mu m^2$ were measured [Kor15].

![Figure 1.16](image2.png)

**Figure 1.16** Layout configurations: (a) BEC configuration with base and collector contacts at the ends of the emitter line, (b) CBEBC configuration with base and collector contact rows parallel to the emitter line.
measured electrical data. For this purpose, it is essential to determine doping profiles, material compositions, and device geometries of the experimental reference structures as accurately as possible. Below, we summarize the results of the experimental profile characterization.

A combination of various analytic techniques was used to characterize the vertical profiles including secondary ion mass spectroscopy (SIMS), X-ray diffraction (XRD), and energy dispersive X-ray spectroscopy (EDX). The impact of the thermal budget of the fabrication process on the B and Ge profiles of the HBT is shown in Figure 1.17(a). The major part of the observed profile broadening occurred during the final spike rapid thermal processing (RTP) with 1,030°C peak temperature. The B profile experienced only a moderate broadening due to the suppression of B diffusion by Ge and C. However, significant diffusion is observed for the Ge profile itself resulting in a reduction of the peak Ge concentration from 32 at% in the as-grown layer to 28 at% in the final structure.

The accurate determination of doping and Ge profiles in actual HBT structures represents an additional challenge. Width and doping concentrations of epitaxial layers depend in general on the size of the exposed Si area. However, SIMS measurements require dimensions which are much larger than typical active HBT areas. We have performed EDX measurements of the Ge depth profiles in typical HBT structures and in large windows of 600 µm × 400 µm which were also used for SIMS measurements (Figure 1.17(b)). The width of the epitaxial SiGe layer was found to be 14%
smaller in the small HBT window while about the same peak Ge concentrations were measured in both structures. The Ge profile of the small window can be obtained from the Ge profile in the SIMS monitor by shrinking the depth scale by 14%. We assume that the same shrink of the depth scale applies to the B profile resulting in a 14% thinner profile in the small HBT window.

The measured emitter, base, and collector profiles of the final HBT structure are plotted in Figure 1.18. The theoretically proposed doping profile corresponding to generation N3 of [Sch17] was included in Figure 1.18 for comparison. This profile N3 was proposed for an HBT generation with peak $f_T$ values of about 500 GHz. The measured and the theoretical N3 profiles show similar widths of the base and of the EB and BC junctions. The steep increase of the theoretically proposed collector profile toward $10^{20}$ cm$^{-3}$ was not realized in the experiment due to limitations in the formation of low-defective high-dose SIC profiles.

The extracted doping and Ge profiles were used as input for 1D device simulations with the Boltzmann transport equation (BTE) solver [Hon09] and for 2D simulations with the hydrodynamic (HD) transport model [Kor17]. For a quantitative comparison between simulation and experiment, all relevant features of the HBT must be represented adequately by the 2D structure. To accomplish this task, the widths of the EB and BC depletion regions were adjusted to meet the measured area-specific capacitances $C_{BEj}$ and $C_{BCj}$. The extent of boron diffusion from the external base as well as the lateral extent of the SIC were tailored in such a way that the measured edge capacitance $C_{BEE}$ and $C_{BCE}$ are reproduced [Kor17]. The 2D geometry of the simulated device was adjusted to the TEM cross section of the measured device.

Figure 1.18 SIMS profiles measured after the final annealing step. The theoretically proposed doping profile N3 of [Sch17] is shown for comparison.
Measured and simulated transit frequencies $f_T$ are plotted in Figure 1.19. At low and medium current densities, the simulated $f_T$ values agree well with the measurement. However, at high $I_C$, the simulation markedly deviates from the measured curve. The degradation of $f_T$ starts at lower $I_C$ and is less abrupt in the simulation, leading to an about 11% smaller peak $f_T$. Further investigations are needed to clarify this deviation. Additionally, 1D HD and BTE simulations of the inner transistor were performed in [Kor17]. The simulated peak $f_T$ of the 1D transistor is about 80% higher than the corresponding 2D value due to the absence of peripheral capacitances and resistances as well as self-heating. These simulation results indicate that a further enhancement of $f_T$ can be expected for the given vertical profile when contributions of the device edges to the EB and BC capacitances and parasitic resistances are reduced.

1.5 Optimization towards 700 GHz $f_{\text{MAX}}$

In this section, we review attempts in the DOTSEVEN project to optimize the device structure and the fabrication process of the NSEG HBT for highest RF performance. The starting point for this optimization was the SG13G2 technology. The investigated process modifications addressed the reduction of device parasitics by reducing lateral device dimensions as well as by

![Figure 1.19](image-url)  
**Figure 1.19** Measured and simulated $f_T$ vs. collector current density [Kor17]. Simulations were performed with the hydrodynamic model in 2D and 1D. Results obtained from the 1D Boltzmann transport equation are shown for comparison. The measured device has an emitter area of 0.28 $\mu$m × 5.0 $\mu$m and the CBEBC layout corresponding to Figure 1.16(b).
1.5 Optimization towards 700 GHz $f_{\text{MAX}}$

improving the control of the doping profile and the conductivity of critical device regions.

The possibilities for lateral scaling of the emitter window by lithographic measures were already largely exhausted in the SG13G2 technology due to the resolution limits of the DUV tool at IHP. A further challenge for downscaling of the emitter window width is the fabrication of conformal inside spacers in narrow emitter windows. This concerns in particular the deposition of homogenous dielectric layers with good step coverage and the reactive ion etching with minimum damage of the Si surface. Finally, we had to learn from a series of development loops that the room for a well-controlled downscaling of the emitter width was very limited within the current process flow. Starting from a value of 120 nm in SG13G2, the emitter width was reduced to 100 nm in an intermediate process variant (split CR2). For the final device optimization, an emitter width of 105 nm was realized.

First, we discuss the process stage that was used for circuit fabrication in the DOTSEVEN project. After using the SG13G2 technology for a first circuit fabrication run, an HBT process with improved RF performance was targeted for a second circuit fabrication run (CR2). The following process changes were addressed in this split: smaller emitter–base spacers and smaller emitter window widths were formed by modifying the corresponding deposition and etching processes. An emitter deposition process with enhanced As concentration previously explored in [Hei10] was introduced. The doping concentration of the epitaxially elevated base link regions was enhanced and a new base profile was applied. In addition to these measures which are compatible with the SG13G2 BiCMOS process, we explored for further optimization of the HBT performance process changes which are in conflict with the reference BiCMOS flow. The thickness of the cobalt silicide was increased and the thickness of the silicide blocking spacer at the sidewall of the emitter poly-Si was reduced to minimize the external base resistance. The peak temperature of the final RTP step was reduced in order to minimize diffusion broadening of the base and consequently the base transit time. The HBT cross sections depicted in Figure 1.20 indicate the decreased emitter window width, the reduced widths of the base–emitter and silicide blocking spacers, and the enhanced CoSi$_2$ thickness of the split CR2 with respect to the reference process SG13G2 (G2).

Electrical device parameters for the investigated process variants are summarized in Table 1.3. The process developments introduced in the CR2 split resulted in significant improvements of $f_T$, $f_{\text{MAX}}$, and the CML ring oscillator gate delay compared to the reference process G2 (Table 1.3).
Reduced emitter and base resistances of CR2 devices were facilitated by enhanced dopant concentration of the revised deposition processes for the emitter and the extrinsic base. For this analysis, we extracted the emitter resistance \( R_E \) from simple fly-back measurements [Get78]. The impact of the different process splits on base resistance \( R_B \) is assessed on the basis of \( R_B + R_E \) values extracted from circle fits of \( s_{11} \). The modified SiGe base epitaxy is an additional source for the improved RF parameters of the CR2 split. The increase of the Ge content enabled higher collector current densities leading to higher \( f_T \) values. A smaller base–emitter junction width and a reduced spike temperature of the final RTP created a more aggressive vertical profile compared to G2. Higher \( f_T \) values were obtained but at the cost of a decreased base–emitter breakdown voltage \( B V_{EB0} \). The reduced base sheet resistance \( R_{SBi} \) of the split CR2 supported a further reduction of the base resistance and higher \( f_{\text{MAX}} \) values. Figure 1.21 shows a comparison of \( f_T \) and \( f_{\text{MAX}} \) as a function of collector current density for the splits G2 and CR2.
1.5 Optimization towards 700 GHz $f_{\text{MAX}}$

Next, we investigated the potential of enhanced dopant activation by millisecond annealing and low-temperature BEOL processing for further performance improvement. Their benefit for SiGe HBTs has already been pointed out in [Liu14]. Millisecond annealing with laser or flash lamp techniques facilitates a very high level of dopant activation with almost no diffusion. In order to take full advantage of this high activation level, subsequent process steps have to be kept at sufficiently low temperatures to avoid dopant deactivation. Within the DOTSEVEN project, we exploited a non-commercial flash lamp annealing tool at the Helmholtz-Zentrum Dresden-Rossendorf, Germany. Peak temperatures beyond 1,200°C could be realized. A modified contact formation and nickel silicidation were applied to decrease the maximum temperature after flash annealing below 500°C. Cobalt silicide formation does not meet this requirement. In contrast, the nickel silicide fabrication widely used in advanced CMOS nodes does not need annealing above 500°C.

The impact of these processes on HBT performance was investigated in [Hei16] by two process splits of the G2 process. For the split G2N (Table 1.3), the original cobalt silicide process was replaced by a nickel silicide process and the temperature of the contact formation process was reduced. In addition, a flash annealing step was introduced before silicidation in the split G2NF. Figure 1.22 demonstrates the impact of these two process modifications on $f_t$ and $f_{\text{MAX}}$. Markedly enhanced $f_{\text{MAX}}$ values by 15%
and 23% compared to G2 were obtained for the G2N and G2NF process splits, respectively. These improvements are mainly attributed to reduced base and emitter resistances due to the high level of dopant activation supported by reduced dopant deactivation during silicidation and BEOL processing and by enhanced activation due to flash annealing. Breakdown voltages and junction capacitances are hardly affected by these process modifications (see Table 1.3).

The final optimization stage performed in the DOTSEVEN project [Hei16] is represented by the split D7 in Table 1.3. The scaled device D7s corresponds to the same process flow. There, the width of the collector window is reduced by 17% and the width of the emitter poly-Si is reduced by 33% with respect to device D7 resulting in somewhat lower $R_B$ and $C_{BC}$. A cross section of the final NSEG HBT is presented in Figure 1.20(c). Regarding the emitter-window and emitter–base spacer width, the situation is very similar to the interim case CR2. For this HBT, an emitter width of 105 nm was determined. The geometric dimensions of the revised versions also suggest that limits were reached for further decrease of the width of the EB spacers and of the emitter-poly overlap to the emitter window.

The D7 process split combines the above introduced process modifications of an improved EB spacer process, an extrinsic base with enhanced conductivity, nickel silicidation, and flash annealing with the following additional amendments. A further optimized SiGe base epitaxy is applied which
closely resembles the B and Ge profiles of the \( f_T \)-optimized device described in the section “Optimization of the Vertical Doping Profile.” The thicknesses of the lower doped parts of the emitter–base and base–collector junctions are reduced with respect to split CR2. The emitter utilizes the enhanced doping level but now with reduced layer thickness. Furthermore, the fabrication process for the SIC was revised. In the G2 HBT flow, the SIC was formed with the help of a patterned resist mask. In the D7 split, this process sequence was replaced by a hard mask with inside spacers. By this means, we gained additional flexibility in matching the lateral dimensions of the SIC and the emitter window. The implantation dose of the SIC was doubled in the split D7 with respect to the reference process G2.

Figure 1.23 illustrates the measurement procedure for the extraction of \( f_T \) and \( f_{\text{MAX}} \) for the device D7s. The small-signal current gain \( h_{21} \) and the unilateral gain \( U \) were derived from \( s \)-parameter measurements up to 50 GHz and plotted as a function of frequency. The \( f_T \) and \( f_{\text{MAX}} \) values are obtained from averaged values around an extrapolation frequency of 40 GHz assuming a gain decay of \(-20 \text{ dB per frequency decade}\). The quality of the measurement procedure was confirmed by independent measurements at IHP and at Infineon as described in [Hei16].

Figure 1.24 shows \( f_T \) and \( f_{\text{MAX}} \) values of the devices D7 and D7s as a function of collector current density. Data for the previous device generations G2 and CR2 are included for comparison. The optimized D7 process reveals

| Figure 1.23 | De-embedded small-signal current gain \( h_{21} \) and unilateral gain \( U \) vs. frequency of the device D7s used for extraction of transit frequency \( f_T \) and maximum oscillation frequency \( f_{\text{MAX}} \) with \(-20 \text{ dB per frequency decade}\) [Hei16]. The emitter area is \( 8 \times (0.105 \times 1.0) \, \mu\text{m}^2 \). |
Figure 1.24  Transit frequency $f_T$ and maximum oscillation frequency $f_{\text{MAX}}$ vs. collector current density for two device geometries (D7 and D7s) of the latest process status of DOTSEVEN compared to the reference process G2 and the split CR2 [Hei16]. Device dimensions are given in Table 1.3.

A strong enhancement of both $f_T$ and $f_{\text{MAX}}$. The obtained high $f_T$ values are supported by reduced transit times for the aggressively scaled vertical doping profile and by strongly reduced $R_E$ values which are accompanied by a strong enhancement of the transconductance $g_m$ in the high current regime. Highest peak $f_T/f_{\text{MAX}}$ values of 505 GHz/720 GHz were measured for the scaled device D7s [Hei16]. Both of these values represent the state of the art for SiGe HBTS.

CML ring oscillator gate delays are plotted in Figure 1.25 as a function of current per gate. The oscillators consist of 31 stages and a 1:16 frequency divider. Currents per stage were adjusted to a single-ended voltage swing $\Delta V$ of 300 mV at a supply voltage $V_{\text{EE}}$ of –2.5 V. The circuits use conventional resistive loads and do not apply special circuit techniques such as inductive peaking. The data plotted in Figure 1.25 for four of the device splits discussed above demonstrate that the improvement of $f_T$ and $f_{\text{MAX}}$ for the devices D7 and D7s is associated with significantly reduced gate delay times. The minimum gate delay of 1.34 ps for device D7s represents the shortest gate delay that has been reported so far for a SiGe HBT technology [Hei16]. Until now, shorter gate delays have not been reported for any other integrated circuit technology.

The aggressive lateral and vertical scaling for the D7 split resulted in reduced base–emitter and base–collector breakdown voltages as indicated in Table 1.3. In addition, Figure 1.26 illustrates a degradation of the base
1.5 Optimization towards 700 GHz \( f_{\text{MAX}} \)

Figure 1.25 CML ring oscillator gate delays vs. current per gate for oscillators consisting of 31 stages with single-emitter HBTs for the splits G2 \( (A_E = 0.12 \mu m \times 1.02 \mu m) \), CR2 \( (A_E = 0.1 \mu m \times 1.0 \mu m) \), D7, and D7s \( (A_E = 0.105 \mu m \times 1.02 \mu m) \) [Hei16].

Figure 1.26 Gummel characteristics (a) and base-current forced output characteristics (b) for the splits D7s and G2. Symbols in (b) indicate the bias points for peak \( f_T \). The emitter areas are \( 8 \times (0.12 \times 1.02) \mu m^2 \) for G2 and \( 8 \times (0.105 \times 1.0) \mu m^2 \) for D7s [Hei16].

current ideality factor \( n_{IB} \) and stronger self-heating for the device D7s. We suppose that a further optimization of the EB doping profile and process advancement for an improved alignment of the SIC to the collector window will weaken some of these drawbacks in future. In fact, excellent DC characteristics have already been demonstrated for devices with nearly 600 GHz \( f_{\text{MAX}} \) in [Hei16].
1.6 Summary

Due to the intensive work in the projects DOTFIVE and DOTSEVEN, a new high-speed performance level of SiGe HBTs has become a reality. Most valuable is the fact that not only $f_{\text{MAX}}$ and the ring oscillator gate delay are improved significantly, but also a new $f_T$ record is demonstrated for the same transistor. The balanced increase of $f_{\text{MAX}}$ and $f_T$ toward 700 GHz and 500 GHz, respectively, makes these devices attractive for an even wider range of RF, mm-wave and sub-mm-wave applications.

These improvements were achieved for the most part by optimization of the vertical profile, the SIC formation, and the reduction of the external resistances. A lower thermal budget in the BEOL processing or its combination with millisecond annealing can produce an extra performance increase due to an enhanced level of dopant activation. Apart from variations of the collector window or the emitter poly-Si overlap, the potential of a comprehensive lateral scaling was not exhausted. Besides adequate lithographic capabilities, this requires advanced conformal deposition and damage-less etching techniques as well as well-controlled epitaxial processes for the SiGe base in small windows.

The modifications applied here for pushing the HBT performance toward 700 GHz $f_{\text{MAX}}$ did not consider the compatibility to any frozen CMOS or BiCMOS process. Additionally, we did not shrink back from additional processing steps as long as noticeable performance enhancement seemed possible and process safety was ensured. Consequently, it is concluded from the present results that the feasibility of the DOTSEVEN device targets is demonstrated but the challenging task to implement these capabilities in a next BiCMOS production technology has still to be done. It is an enormous challenge to integrate these HBTs in an advanced CMOS process with its tight constraints on thermal budget and device topology while reaching a similar HBT performance level and fulfilling simultaneously the industrial needs of simplicity, robustness, and high yield.

It was the intention of IHP and Infineon in the DOTSEVEN project to investigate whether the HBT module with EBL could be a promising candidate for this task. As a result, two major directions for next steps could be derived: (a) Transfer of performance enhancing modifications which were tested successfully in the NSEG concept to the SEG EBL flow and (b) revision of the flow to enable further down scaling of the emitter window and to improve process safety under a production-like BiCMOS environment.
The demonstration of a new SiGe HBT performance level should stim-
ulate device engineers and technology developers to create further ideas for
cost-effective process flows with best performance potential. In this context,
technological challenges related to non-selective or selective base epitaxy
and partial or full self-alignment of the HBT layers need to be reinvestigated
under the process constraints of advanced CMOS technology nodes.

References

[Ave05] Avenier, G., Schwartzmann, T., Chevalier, P., Vandelle, B., Rubaldo,
for thin SOI SiGeC BiCMOS,” in Proceedings of the Bipolar/BiCMOS
Circuits and Technology Meeting, 2005, (Santa Barbara, CA: IEEE),

[Ave09] Avenier, G., Diop, M., Chevalier, P., Troillard, G., Loubet, N.,
Bouvier, J., et al. (2009). 0.13 μm SiGe BiCMOS technology fully
dedicated to mm-wave applications. IEEE J. Solid State Circuits 44,
2312–2321.

[Boe04] Böck, J., Schäfer, H., Aufinger, K., Stengl, R., Boguth, S., Schre-

[Boe15] Böck, J., Aufinger, K., Boguth, S., Dahl, C., Knapp, H., Liebl, W.,
et al. (2015). “SiGe HBT and BiCMOS process integration optimization
within the DOTSEVEN project,” in BCTM Proceedings (Boston, MA:
IEEE), 121–124.

[Can12] Canderle, E., Chevalier, P., Montagné, A., Moynet, L., Avenier, G.,
DPSA-SEG SiGe:C HBTs,” in BCTM Proceeding (Portland, OR: IEEE),
149–152.

[Che11] Chevalier, P., Meister, T. F., Heinemann, B., Van Huynenbroeck, S.,
Liebl, W., Fox, A., et al. (2011). “Towards THz SiGe HBTs”, in BCTM

[Che14] Chevalier, P., Avenier, G., Ribes, G., Montagné, A., Canderle, E.,
SiGe BiCMOS technology featuring 320 GHz fT/370 GHz fMAX HBT
and High-Q Millimeter-Wave Passives”, in Proceedings of the IEDM

[Che15] Chevalier, P., Avenier, G., Canderle, E., Montagné, A., Ribes,
from 55 nm reality to 14 nm opportunities and challenges,” in *BCTM Proceedings* (Boston, MA: IEEE), 80–87.


SiGe HBT Technology


2

Device Simulation

M. Schröter¹², G. Wedel¹, N. Rinaldi³ and C. Jungemann⁴

¹Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Germany
²Department of Electrical and Computer Engineering, University of California at San Diego, USA
³Department of Electrical Engineering and Information Technology, University Federico II, Italy
⁴RWTH Aachen University, Germany

2.1 Numerical Simulation

G. Wedel and M. Schröter

Numerical simulation (including TCAD) tools were heavily used during DOTSEVEN, aiding the device design and optimization during process development and the physical understanding of the HBT operation so as to support compact modeling. In addition, based on earlier work during DOTFIVE on exploring the physical limitations of SiGe HBTs [Sch11], various numerical simulation tools were used to create the first comprehensive and detailed roadmap in cooperation with the radio-frequency/analog mixed-signal committee of the International Technology Roadmap of Semiconductors (ITRS)¹ consortium in 2014. The flowchart displayed in Figure 2.1 for finding the vertical and lateral HBT structure of a major ITRS technology node is an example for the large variety of simulation tools that were

¹In the course of the semiconductor industry consolidation only very few companies have remained that have the financial means for developing advanced CMOS technologies. Pursuing partially diverse manufacturing approaches for the associated MOSFET structures, the common basis for technology development, which initially led to the ITRS consortium, is gradually disappearing and rather results in a competition. Hence, the ITRS consortium has been abandoned by the CMOS industry in 2015. The performance tables of the ITRS have been taken over by the IRDS consortium.
Device Simulation

developed and employed in DOTFIVE and in DOTSEVEN, since the same approach has been used to define the DOTSEVEN target HBT structure. As already mentioned in-house tools for carrier transport have been based on the DD, HD and BTE approach. In particular, a new deterministic BTE solver was developed and applied to SiGe HBTs, which is described in Section 2.2.2. In addition, simulation tools were developed for the analysis of thermal and parasitic effects in advanced HBTs.

A three-dimensional (3D) thermal solver was used for investigating the temperature distribution within the device structure and its impact on the HF characteristics. A more detailed analysis was performed and insights into the microscopic effects of self-heating were gained with a new Boltzmann solver for phonon transport which was then coupled to the already existing spherical harmonics expansion based BTE solver for charge carrier transport. This approach, which allows deeper insights into device reliability, is described in Section 2.3.

Figure 2.1 Flowchart for finding the vertical and lateral HBT structure of a major technology node [Sch17].
In order to obtain a realistic estimate for the HF device performance, a 3D Poisson solver has been used to calculate the various parasitic capacitances within an actual 3D transistor structure.

2.2 Device Simulation

2.2.1 TCAD Device Optimization

The device design of advanced SiGe HBTs demands an as accurate as possible prediction of the electrical behavior in order to shorten the time from process development of new devices to product and to identify promising device structures during the early stage of process development. Therefore, technology computer aided design (TCAD) software offers a relatively fast and cost effective approach, compared to fabricating and measuring test devices. Of course, the predictive capability of TCAD strongly depends on the accuracy of the employed physical models, such as those for carrier transport, and their parameters.

The most widely used description for carrier transport is the so called drift-diffusion (DD) model, which has been the workhorse in industry for over 40 years. The DD transport model is derived from the Boltzmann transport equation (BTE) by taking the first moments [Jun03][Sel84][Lun00] and consists of the

- Poisson equation,
- hole and electron continuity equation and
- carrier transport equations.

Its major advantage is the low computational cost in terms of both memory requirements and simulation time. However, these advantages are obtained at the cost of physical accuracy, especially for today’s SiGe HBTs. For example, the DD transport model significantly underestimates the HF performance of advanced SiGe HBTs (i.e. too low transit frequencies $f_T$) and overestimates the impact of the Avalanche effect (e.g. too low BVCEO).

For improving the accuracy while maintaining reasonable simulation times, the hydrodynamic (HD) and the energy transport (ET) model were introduced. These models can also be derived from the BTE [Jun03][Lun00] and include a description of energy transport. The ET model neglects the momentum conservation and is thus a subset of HD model. The latter consists of the

- Poisson equation,
- hole and electron continuity equation,
• hole and electron transport equations,
• hole and electron energy balance equations and
• hole and electron energy flux equations.

Compared to DD, the HD transport model considers two additional equations for each carrier type. In addition and due to the two additional equations, new physical quantities, like the carrier energy relaxation time (for the energy balance equation) and the thermal conductivity involved in the energy flux description are introduced. Another point in terms of the HD transport model is the impact of the carrier temperature (solution variable of the energy balance equation as a representation of the kinetic carrier energy) on the carrier transport equation. For the transport equation, the impact of the carrier temperature, especially its gradient acting as additional driving force, needs to be rather heuristically adjusted than set by physics-based considerations in order to obtain reasonable results w.r.t. measurements or BTE simulation data [Wed10]. Once the above mentioned issues have been clarified, a reasonable agreement between HD and BTE can be obtained in terms of terminal characteristics, like transfer currents or transit frequencies. In addition, the HD simulation times are only slightly longer (by a factor of 1.5 up to 3.5) than those of DD simulation. However, BTE results or, if available, measurement data are needed for adjusting the HD transport model. Thus for the design of advanced devices and realistic estimations of their performance, a BTE solver is inevitable.

For solving the BTE, two kinds of methods exist: stochastic solvers based on the Monte-Carlo (MC) method [Jun03][Tom93][Jac83] and deterministic solvers [Hon11][Gal05][Wed16], which solve the BTE directly based on discretized equations just like in the DD and HD case. The MC method is more widely used, since it offers a relatively low implementation effort. In addition, the memory consumption is low compared to deterministic solvers. However, the major drawbacks of the MC method are long simulation times (since MC is inherently a transient method), noisy results (due to its stochastic nature) and an insufficient resolution of minority carrier densities, e.g. electrons in the base region of an HBT. These drawbacks and the advances in computer performance (faster CPUs and cheaper memory) gave rise to the development of deterministic solvers. These solvers enable the calculation of stationary solutions, which are smooth and noise free even for minority carriers. However, these advantages are obtained at the cost of a high memory consumption and especially a much more elaborate mathematical preprocessing and implementation effort. Despite the strong reduction in simulation time compared to the MC method, the computational effort still is significantly
higher compared to DD and HD. Thus, the use of even deterministic BTE solvers is practically not feasible for direct device design optimization, but remains restricted to the 1D carrier transport and serves mostly as a reference solution for advanced vertical HBT structures.

### 2.2.2 Deterministic BTE Solvers

The BTE is a seven-dimensional integro-differential equation defined over the three real space dimensions $(x,y,z)$, the three dimensions over the reciprocal space $(k_x, k_y, k_z)$ and time $t$. In conservative form, the BTE for electrons reads [Jun03][Lun00][Honll][Gal05][Wedl6]

\[
\frac{\partial f^v}{\partial t} + \nabla \rightarrow \cdot (\vec{v}^v f^v) - \frac{q}{\hbar} \nabla k \rightarrow \cdot (\vec{E}_{\text{eff}}^v f^v) = C, \tag{2.1}
\]

with the particle distribution function (PDF) $f^v$ as the solution variable of the BTE (with $0 < f^v \leq 1$), the carrier group velocity $\vec{v}^v$ and the collision term $C$. The effective field $\vec{E}_{\text{eff}}^v$ is defined as [Hon11][Wed16]

\[
\vec{E}_{\text{eff}}^v = \nabla \rightarrow \left( -\psi + \frac{E_{C,0}^v}{q} + \frac{\epsilon^v}{q} \right) \tag{2.2}
\]

with the electrostatic potential $\psi$ obtained by the Poisson equation, the material/composition dependent band edge $E_{C,0}^v$ and the kinetic energy $\epsilon^v$.

The variable $v$ denotes the observed valley within the first Brillouin-zone of the reciprocal space. For the sake of readability, the dependencies of the quantities involved have been omitted and are here shortly summarized:

- $f^v$ is a function of $\vec{r}$, $\vec{k}^v$ and time $t$;
- $\vec{v}^v$ is a function of $\vec{r}$ and $\vec{k}^v$;
- $\psi$ is a function of $\vec{r}$ and time $t$;
- $E_{C,0}^v$ is a function of $\vec{r}$;
- $\epsilon^v$ is a function of $\vec{r}$ and $\vec{k}^v$.

The collision term $C$ describes the carrier interaction (scattering) due to lattice vibrations (phonon scattering), impurities/alloys and other carriers.

For each considered scattering mechanism, a transition rate $S^X$ ($X$ is a placeholder for the considered scattering mechanism) is obtained by Fermi’s Golden Rule and the collision term becomes (see e.g. [Jun03][Lun00])

\[
C = \sum_X \sum_{\vec{k}^v, \vec{k}'^v} S^X (\vec{k}^v \rightarrow \vec{k}'^v) f^v (1 - f^v) - S^X (\vec{k}^v \rightarrow \vec{k}'^v) f^v (1 - f^v'), \tag{2.3}
\]
where the summation over \( \overrightarrow{k}/v' \) discards the spin degeneracy [Lun00]. The first term within the sums describes the in-scattering and the second one the out-scattering of particles, respectively. Equation (2.3) sums first over all possible \( \overrightarrow{k}/v' \) (defined by the transition rate \((S^X)\)) from where in- or out-scattering might occur and sums these results up for each scattering mechanism. The formulation of the collision term (2.3) contains terms \((1-f^v,v')\), which measures the vacancy of the state \( \overrightarrow{k}/v/v' \), respectively. Thus, in- or out-scattering might be blocked due to a fully occupied state, which is called Pauli-exclusion principle [Hon11]. For low doping concentrations, where the Fermi-level is sufficiently far away from the conduction band edge (non-degenerate semiconductor), the PDFs \( f^v,v' \) are much smaller than one. In this case, (2.3) can be simplified to

\[
C \approx \sum X \sum \overrightarrow{k}/v' \sum S^X(\overrightarrow{k}/v' \rightarrow \overrightarrow{k}/v)f^v' - S^X(\overrightarrow{k}/v \rightarrow \overrightarrow{k}/v')f^v.
\] (2.4)

However, in both Equations (2.3) and (2.4) it is summed over discrete final states \( \overrightarrow{k}/v' \). Under the assumption that adjacent states are close enough, these states are assumed to be continuous and the sum is converted into an integral by the relation [Gal05][Wed16]

\[
\sum \overrightarrow{k}/v' \cdots \rightarrow \frac{\Omega}{(2\pi)^3} \int \cdots d \overrightarrow{k}/v',
\] (2.5)

with the crystal volume \( \Omega \). Thus, with (2.5) the collision terms become [Hon11][Gal05][Wed16]

\[
C = \frac{\Omega}{(2\pi)^3} \sum X \int (S^X(\overrightarrow{k}/v' \rightarrow \overrightarrow{k}/v)f^v'(1 - f^v) - S^X(\overrightarrow{k}/v \rightarrow \overrightarrow{k}/v')f^v) \, d \overrightarrow{k}/v'.
\] (2.6)

for the degenerate case and

\[
C = \frac{\Omega}{(2\pi)^3} \sum X \int (S^X(\overrightarrow{k}/v' \rightarrow \overrightarrow{k}/v)f^v' - S^X(\overrightarrow{k}/v \rightarrow \overrightarrow{k}/v')f^v) \, d \overrightarrow{k}/v'.
\] (2.7)

for the non-degenerate case.
Thus, the considered system of equations is set up by the BTE (2.1) with the effective field (2.2) and the collision terms (2.6) or (2.7). For the numerical treatment, it is more advantageous to express the vectors $\vec{k}^v$ and $\vec{k}^v'$ in terms of the kinetic energy $\varepsilon^v$ and $\varepsilon^v'$, measured from the minimum of the valley $v/v'$, respectively. For carrier scattering, both momentum and energy conservation has to be fulfilled (see e.g. [Lun00]). However, due to the complex shape of the phonon energy as function of the scattering vector $\vec{\beta} = \vec{k}^v' - \vec{k}^v$ and the demand of $\varepsilon^v' (\vec{k}^v') = \varepsilon^v (\vec{k}^v) \pm \hbar \omega (\vec{\beta}) + (E^v_C - E'^v_C)$ (energy conservation), approximations are employed for the phonon energy as function of the scattering vector, which relax the momentum conservation. In practice, modeling the scattering is mainly focused on the energy conservation, since $\hbar \omega (\vec{\beta})$ is approximated to be either zero (elastic scattering) or constant (inelastic scattering). With these simplifications, it is equivalent to consider the kinetic energies. Thus for the BTE, a coordinate transformation has to be performed and the valley dispersion relation $\varepsilon^v (\vec{k}^v)$ needs to be an analytic and invertible function. The most commonly used dispersion relation is the non-parabolic one [Lun00][Tom93][Hon11][Gal05][Wed16]

$$\varepsilon^v (1 + \alpha \varepsilon^v) = \frac{\hbar^2}{2m_0 m^*} |\vec{k}^v|^2, \quad (2.8)$$

with the effective mass $m^*$ and the non-parabolicity factor $\alpha$. This dispersion relation models equi-energy surfaces in the reciprocal space as spheres (due to $|\vec{k}^v|^2$), where $\alpha$ describes the increase of energy for increasing $|\vec{k}^v|$. For $\alpha = 0$, a parabolic dispersion relation is obtained, where the kinetic energy increases quadratically with $|\vec{k}^v|$. With (2.8), the vector $\vec{k}^v$ can be expressed in spherical coordinates [Hon11][Gal05][Wed16]

$$\vec{k}^v = \frac{\sqrt{2m_0 m^*}}{\hbar} \sqrt{\varepsilon^v (1 + \alpha \varepsilon^v)} \left[ \begin{array}{c} \mu \\ \sqrt{1 - \mu^2 \cos(\varphi)} \\ \sqrt{1 - \mu^2 \sin(\varphi)} \end{array} \right], \quad (2.9)$$

with $\mu$ as the cosine of the polar angle and the azimuthal angle $\varphi$. In (2.9), the spherical coordinate system is rotated to measure the polar angle $\mu$ w.r.t. the $k_x^v$-axis instead of the $k_z^v$-axis. This rotation is advantageous for 1D simulations in x-direction, since it allows to omit $\varphi$ due to the rotational symmetry of the PDF. Thus in this case, only two dimensions ($\varepsilon^v$ and $\mu$) have to be discretized instead of the full $[k_x k_y k_z]$ space [Hon11][Wed16].
Nevertheless, the equi-energy surfaces do usually not exhibit a spherical shape within the first Brillouin-zone of the reciprocal space. For example in Si, ellipsoids aligned to the axis \([k_x k_y k_z]\) are found for the so called X-valleys, which mainly contribute to the carrier transport. Thus, the dispersion relation (2.8) becomes in this case

\[
\varepsilon^v(1 + \alpha\varepsilon^v) = \frac{\hbar}{2m_0} \left( \frac{(k_x^v)^2}{m_x^v} + \frac{(k_y^v)^2}{m_y^v} + \frac{(k_z^v)^2}{m_z^v} \right),
\]

with the anisotropic effective masses \(m_x^v, m_y^v\) and \(m_z^v\). In order to account for the valley anisotropy in (2.9), the Herring-Voigt transformation [Her56] is employed, which basically scales the axis \([k_x k_y k_z]\) in such a way that the ellipsoids are mapped to spheres. After the mapping, the considered \(k\)-space \([\tilde{k}_x^v \tilde{k}_y^v \tilde{k}_z^v]\) is given by

\[
\tilde{k}^v = [T^{HV,v}] \bullet k^v, \quad (2.11)
\]

\[
\tilde{k}^v = \sqrt{2m_0m^*_v} \frac{\varepsilon^v}{\hbar} \sqrt{\varepsilon^v(1 + \alpha\varepsilon^v)} \left[ \begin{array}{c} \mu \\ \sqrt{1 - \mu^2\cos(\varphi)} \\ \sqrt{1 - \mu^2\sin(\varphi)} \end{array} \right], \quad (2.12)
\]

with the Herring-Voigt transformation matrix

\[
[T^{HV,v}] = \begin{bmatrix}
\sqrt{\frac{m_z^v}{m_x^v}} & 0 & 0 \\
0 & \sqrt{\frac{m_x^v}{m_y^v}} & 0 \\
0 & 0 & \sqrt{\frac{m_y^v}{m_z^v}}
\end{bmatrix}, \quad (2.13)
\]

and the effective mass \(m^*_v = \sqrt{m_x^v m_y^v m_z^v}\). Like for the isotropic dispersion relation (2.8) and its \(k\)-vectors (2.9), also for the anisotropic description (2.10) and the \(k\)-vectors (2.11)–(2.12), the \(\varphi\)-dependence can be omitted for 1D simulations in \(x\)-direction, as long as the Herring-Voigt matrix does not contain off-diagonal elements. This assumption holds for the X-valleys in Si/SiGe, but not for the L-valleys in some III–V materials, like GaAs. If one considers the 1D transport in \(x\)-direction, the effective field \(\vec{E}^v_{\text{eff}}\) consists only of a non-zero \(x\)-component. Thus, the PDF is only altered by the effective field in \(k_x^v\)-direction. If the equi-energy surfaces are spheres or ellipsoids, aligned to the \([k_x k_y k_z]\) axis, their rotational symmetry allow to omit \(\varphi\). Otherwise, a change of the PDF in \(k_x^v\)-direction forces changes in the \(k_x^v, k_y^v\)
and \( \tilde{k}_v \) directions and the PDF does not exhibit a rotational symmetry on the equi-energy surfaces anymore. Focusing on Si/SiGe and considering the \( x \)-direction only, the BTE (1) simplifies to [Wed16]

\[
\frac{\partial f^v}{\partial t} + \frac{d}{dx} (T_{1,1}^{\text{HV},v} v^v, x^v f^v) - \frac{q}{\hbar} \nabla \tilde{k}_v \cdot (T_{1,1}^{\text{HV},v} \cdot \mathbf{E}_v^v f^v) = C, \tag{2.14}
\]

with the carrier group-velocity

\[
\tilde{v}_g^{v,x} = \frac{1}{\hbar} \frac{\partial}{\partial \tilde{k}_v} \varepsilon^v \left( \tilde{k}_v \right) \tag{2.15}
\]

after the Herring-Voigt transformation and \( T_{1,1}^{\text{HV},v} \) being the first main-diagonal element of the matrix (2.13). Assuming a spatial independent transformation matrix \( T^{\text{HV},v} \), the BTE (2.14) transforms into the \( \varepsilon^v / \mu \)-space to

\[
\frac{\partial f^v}{\partial t} + \frac{d}{dx} (a_x f^v) - \frac{q}{\hbar \text{dos}^v (\varepsilon^v)} \left\{ \frac{\partial}{\partial \varepsilon^v} (a_{\varepsilon^v} f^v) + \frac{\partial}{\partial \mu} (a_{\mu} f^v) \right\} = C \tag{2.16}
\]

with the flux coefficients

\[
a_x = \frac{1}{\hbar} \mu T_{1,1}^{\text{HV},v}, \tag{2.17}
\]

\[
a_{\varepsilon^v} = \frac{\mu \text{dos}^v (\varepsilon^v)}{\tilde{k}_v} \mathbf{T}_{1,1}^{\text{HV},v} ; \mathbf{E}_{\text{eff}}, \tag{2.18}
\]

\[
a_{\mu} = (1 - \mu^2) \text{dos}^v (\varepsilon^v) \tilde{T}_{1,1}^{\text{HV},v} ; \mathbf{E}_{\text{eff}}, \tag{2.19}
\]

the abbreviation

\[
\frac{d}{d\varepsilon^v} |\tilde{k}_v| = \frac{\sqrt{2m_0m_v^*}}{\hbar} \frac{1}{2} \frac{1 + 2\alpha \varepsilon^v}{\varepsilon^v (1 + \alpha \varepsilon^v)} \tag{2.20}
\]

and the density of states

\[
\text{dos}^v (\varepsilon^v) = \frac{1}{2} \left( \frac{\sqrt{2m_0m_v^*}}{\hbar} \right)^3 \sqrt{\varepsilon^v (1 + \alpha \varepsilon^v)} (1 + 2\alpha \varepsilon^v), \tag{2.21}
\]

which can be viewed as the transformed infinitesimal volume element

\[
\frac{d k_v}{dV} = \text{dos}^v (\varepsilon^v) d\varepsilon^v d\mu d\varphi. \tag{2.22}
\]
At this point, the analytic pre-considerations/pre-processing, necessary for the discretization, is almost done. There are various approaches, such as the spherical harmonics expansion (SHE) [Hon11] or BIM-WENO approach [Gal05][Wed16], which rely on the same underlying equations but differ in the numerical representation for $f^v$ (PDF). The choice of the ansatz for $f^v$ strongly affects the further treatment of the collision term. However, regardless of the SHE or BIM-WENO ansatz, the transformed BTE (2.16) is multiplied by the density of states (2.21) and integrated over a discretized control volume in the reciprocal space. After the numerical representation of the derivatives and integrals (collision term) involved, a set of equations (for each discretization point) is obtained, which finally results in a sparse matrix to be solved. The system to be solved also contains the Poisson equation, needed for the electrostatic potential involved in the effective field $\vec{E}_{\text{eff}}^v$ (2.2). The main burden of solving the BTE deterministically arises from the number of needed discretization points, especially for $\varepsilon^v$. The step size for $\varepsilon^v$ has to be fine enough to capture all energy exchanges by phonons, since otherwise these scattering processes get smeared out by others and results in less accurate results.

2.2.3 Drift-diffusion and Hydrodynamic Transport Models

As mentioned at the beginning of this chapter, both the DD and the HD transport model can be derived from the BTE by the method of moments with some simplifications. The Poisson and the continuity equations are employed in both DD and HD analysis. The Poisson equation reads

$$\nabla \cdot (\varepsilon_0 \varepsilon_r \nabla \psi) = -q(p - n + N_D - N_A),$$  \hspace{1cm} (2.23)

with the relative material permittivity $\varepsilon_r$, the elementary charge $q$, and the donor and acceptor doping concentration $N_D$ and $N_A$, respectively. The carrier continuity equation reads

$$\nabla \cdot (\vec{J}_c) = -\text{sgn}(c)q \left( R + \frac{\partial c}{\partial t} \right)$$  \hspace{1cm} (2.24)

with the carrier density $c$, the carrier current density $\vec{J}_c$ and the net recombination rate $R$.

The first difference between the DD and HD transport models is found for the carrier transport equation [Syn15]

$$\vec{J}_c = qe\mu_c \vec{E}_{\text{eff}}^c - q\text{sgn}(c)\mu_c V_{T,c} \nabla \varphi_c$$

$$- \text{sgn}(c)\mu_c eck_B \left[ f^{td} + \log \left( \frac{N_X}{n_{ir}} \right) \right] \nabla \varphi_c$$  \hspace{1cm} (2.25)
where the first two terms on the r.h.s. of (2.25) represent drift and diffusion transport, and the last term considers the gradient of the carrier temperature $T_c$ acting as additional driving force for the carrier transport process. Here, $\mu_c$ is the carrier mobility, $V_{T,c}$ is the thermal voltage for the carrier temperature $T_c$, $N_x$ is the effective density of states of electrons and holes (depending on $c$), $n_{ir}$ is the reference intrinsic carrier density, and $f^{td}$ is a HD transport model parameter. Finally, $\vec{E}_{c,\text{eff}}$ is the effective field given by

$$\vec{E}_{c,\text{eff}} = -\nabla T(c) \pm \text{sgn}(c) V_{B,c}$$

(2.26)

with the carrier band potential $V_{B,c}$ accounting for the impact of high-doping and material composition effects on the respective band edge. Equations (2.24)–(2.26) contain the function $\text{sgn}$, which depends on the carrier type:

$$\text{sgn}(c) = \begin{cases} 
-1, & \text{for electrons } (c = n), \\
1, & \text{for holes } (c = p). 
\end{cases}$$

(2.27)

The DD transport model consists of Equations (2.23)–(2.26), with a carrier temperature equal to the lattice temperature ($T_c = T_L$). Thus, for isothermal DD simulations, the last term on the r.h.s. in (2.25) vanishes. In the case of HD simulations, the carrier temperature $T_c$ is obtained by the energy balance equation

$$\frac{\partial}{\partial t} \omega_c = \vec{J}_c \cdot \vec{E}_{c,\text{eff}} - (\nabla T(c) \cdot \vec{S}_c) - R \omega_c + c \left| \frac{\partial \omega_c}{\partial t} \right|_{\text{coll}},$$

(2.28)

with $\omega_c = \frac{3}{2} k_B T C$ and the energy flux

$$\vec{S}_c = -\left( \frac{5}{2} + f^{tc} \right) \left( \frac{k_B}{q} \right)^2 q c \mu_c \nabla T_c + \text{sgn}(c) \left( \frac{5}{2} + f^{ec} \right) \frac{k_B}{q} \vec{J}_c.$$

(2.29)

Here, the first term on the r.h.s. represents the thermal conductivity after Wiedemann-Franz and the gradient of the carrier temperature (energy transport due to spatially different carrier temperatures), where the second term models the energy transport due to the carrier current density. Within (2.25) and (2.29), three parameters $f^{td}$, $f^{tc}$ and $f^{ec}$ are available in the HD case for adjusting the impact of the respective contributions. These parameters are usually not fixed and vary across technologies and generations in the same material [Wed10]. The parameters are usually obtained by adjusting the HD terminal behavior (such as transfer and output characteristics and transit...
frequency) to those obtained by BTE simulations or, if available, to measured results. The simplicity of the DD and HD transport models demands an elaborate set of physical material models for the

- carrier mobility (low and high field case, DD, HD),
- recombination and generation (DD, HD),
- band potential (DD, HD), and
- energy relaxation time (HD only).

Usually, the material models are developed and their parameters are adjusted to BTE simulations of bulk material, where a homogenous and infinitely large semiconductor is assumed.

### 2.2.4 Simulation Examples

The intention of this section is to give an rough impression about the applicability of DD and HD transport models compared to the BTE for SiGe HBTs. As an example, a one-dimensional (1D) SiGe HBT structure with $f_T \approx 630$ GHz [Paw09] is considered. The doping and Germanium profile is shown in Figure 2.2.

#### 2.2.4.1 DD simulation

The DD transfer characteristic and the transit frequency for the considered device are shown in Figure 2.3 and compared with the results obtained by the deterministic BTE solver based on the spherical harmonics expansion (SHE) of the electron distribution function [Hon11].

Compared to the BTE results, a reasonable agreement for the transfer characteristic between DD transport and BTE is obtained up to the onset of collector high current effects. However, DD severely underestimates the

![Figure 2.2](image.png) **Figure 2.2** Net doping and Germanium profile of a SiGe HBT with $f_T = 630$ GHz.
2.2 Device Simulation

Figure 2.3 Transfer characteristic (left) and transit frequency (right) obtained from DD transport and BTE for the device of Figure 2.2. $V_{CE} = 1$ V.

The main origin of the discrepancies is coming from the assumptions involved in the derivation of the DD transport model. For DD, it is assumed that the distribution function is in equilibrium with the lattice. Thus, any displacement of the distribution function (towards higher kinetic energies) is not directly taken into account, but indirectly by the electron velocity versus electric field model. Usually, a saturation drift velocity limits the carrier velocity although the velocity obtained by BTE might in some regions exceed that saturation limit (velocity overshoot) as shown in Figure 2.4(a) for the peak $f_T$ range. Thus, DD predicts slower electrons and, for the same current, a higher electron density in the base-collector region (cf. Figure 2.4(b)). This results in a higher electron transit time and thus, compared to the BTE, a lower $f_T$. The constant DD electron density within

Figure 2.4 Electron velocity and density obtained by DD and BTE simulation.
the BC space charge region (SCR) is the result of the saturation drift velocity used in the DD simulation.

The discrepancies shown in Figures 2.3 and 2.4 are one example of the deficiency of DD transport models. Another one is the underestimation of the breakdown voltage.

### 2.2.4.2 HD simulation

Here, the most critical parameters are $f_{td}$, $f_{tc}$ and $f_{ec}$ introduced in Section 2.2.3. These parameters have a significant impact on the terminal characteristics, which can even show a non-physical behavior. Usually, a parameter constellations can be found that gives HD simulation results close to the ones obtained by the BTE. For the SiGe HBT in Figure 2.2, the impact of each of the above parameters is illustrated below. Figure 2.5 shows transfer, transit frequency and output characteristic for different values of $f_{td}$, while the remaining parameters are kept at zero.

**Figure 2.5** Illustration of the impact of $f_{td}$ on the transfer characteristic, transit frequency and output characteristics for $f_{tc} = f_{ec} = 0$. 
With increasing values of $f_{td}$ both the collector current density and the transit frequency are decreasing, while the output conductance decreases and can even become negative and thus non-physical in this case (of constant $V_{BE}$). This is caused by a too strong gradient of the carrier temperature acting as driving force of the electron current. Thus, although $f_{td}$ often requires larger values for adjusting $f_{T,peak}$ it needs to be limited. Fortunately, with the parameter $f_{tc}$ the impact of $f_{td}$ on the output characteristics can be damped as shown in Figure 2.6. With $f_{tc}$, the thermal conductivity involved in the energy flux equation (2.29) is altered. The smaller $f_{tc}$ the less energy is transported by the gradient of the carrier temperature. Thus, the carrier temperature profile becomes less smeared within the device, which in turn diminishes the impact of the carrier temperature gradient on the transport equation (2.25). With a increasing $f_{tc}$, the collector current densities are increased along with the output conductance.

![Figure 2.6](image)

**Figure 2.6** Illustration of the impact of $f_{tc}$ on the transfer characteristic, transit frequency and output characteristics at $f_{td} = f_{ec} = 0$. 
The last HD transport model parameter $f^{ec}$ scales the energy transport due to the current flow (see (2.29)). It has an opposite effect on the current density compared to $f^{tc}$, as shown in Figure 2.7. However, it allows to adjust the peak value of transit frequency ($f_{T,peak}$).

The main burden for meaningful HD simulations is the determination of a proper set of HD transport model parameters. The following adjustment strategy and range of values proved to be suitable for the simulation of advanced SiGe HBTs:

- $f^{td}$ is used for adjusting $J_C(V_{BE})$ and $f_T(0.7 \leq f^{td} \leq 2)$;
- $f^{tc}$ prevents a negative output conductance ($-2.25 \leq f^{td} \leq -1.75$);
- $f^{ec}$ is usually around zero ($-0.5 \leq f^{ec} \leq 0.5$).

Figure 2.8 compares the HD results obtained by the default HD model parameter set taken from SDevice [Syn15] with those obtained after adjustment to BTE results. The DD results are also shown for comparison.
2.2 Device Simulation

Figure 2.8 Transfer characteristic and transit frequency of the SiGe HBT in Figure 2.2 obtained from HD simulation with adjusted HD transport model parameters and SDevice defaults [Syn15], compared to BTE and DD simulation results.

Compared to DD, the HD transport model with the SDevice defaults gives already a good agreement for the transit frequency. However, the current densities are about twice as high as those obtained by the BTE and DD results. This discrepancy can be eliminated by adjusting the HD parameters to the BTE results. However, this agreement in the terminal characteristics is not reflected in the internal quantities (e.g. electron densities), which exhibit a different spatial dependence compared to the BTE results. In addition, there is no common set of HD parameters across technologies and generations in the same material. These parameters need to be readjusted for each major doping profile change in order to obtain reasonable results. Therefore, the computationally expensive BTE simulations are mandatory. In practice, it suffices though to simulate just the major technology nodes with the BTE and use those results to find the HD parameters for each node. With these parameters, HD simulations can then be applied for device optimization within a particular node [Wed10].

2.2.4.3 Effects beyond DD and HD transport

Due to the assumptions and simplifications involved in the derivation of the DD and HD transport models, some physical effects can not be captured by them compared to BTE solutions.

One assumption is the so-called single electron gas approximation [Blo70]. Here, the transport relevant electrons are assigned to one valley, which dominates the transport. In the case of silicon, the six valleys in Δ-direction (usually denoted by X-valleys) are combined to a single
valley, which is energetically located at the conduction band edge. However, for SiGe and for material under biaxial-compressive strain, two of the six $\Delta$-valleys are differently influenced with increasing Ge content [Hon11][Wed16]. In this case, two $\Delta$-valleys are energetically shifted to higher potential energies, while the remaining four $\Delta$-valleys undergo a downward shift in the potential energy. Hence, two conduction band edges are forming, where the lower conduction band edge is associated with the four and the higher with the remaining two valleys, respectively. In the case of DD or HD simulations, only the 4-fold lower conduction band edge is considered, neglecting the higher 2-fold conduction band edge. Figure 2.9 shows the impact of the neglected 2-fold conduction band for the SiGe HBT presented in [Sch11], which represents the presently known physical limit of SiGe HBT technology. According to Figure 2.9, the HD simulations overestimate both the collector current density and the peak transit frequency by about a factor of two. These discrepancies are caused by the abrupt rising edge of the Ge profile and the neglect of the second conduction band edge.

For clarification purposes, the band edges, valley occupancies and quasi-static electron densities at $f_T$, peak as obtained by BTE simulations are shown in Figure 2.10. Due to the abrupt rising edge of the Germanium profile, the
2.2 Device Simulation

Figure 2.10  (a) Band edges and Ge profile, (b) valley occupancy, and (c) electron density of the SiGe HBT shown in Figure 2.9 obtained by BTE simulation at the operating point of peak transit frequency.

Conduction band edge associated with the 2-fold $\Delta$-valleys is energetically lifted up abruptly and thus forms an energy barrier (cf. Figure 2.10(a)). Only few high energetic electrons are able to overcome this barrier, while instead most of the electrons accumulate at the barrier (cf. Figure 2.10(b)). This leads to an additional charge, which reduces both the transit frequency and the transconductance [Hon11]. Obviously, the single electron gas approximation used in conventional DD and HD tools cannot capture this effect.

In fabrication, a step Ge profile is unrealistic and a graded profile rather occurs. The impact of a graded Ge profile is sketched in Figure 2.11. With the graded Ge profile (Figure 2.11(a)), the 2-fold $\Delta$-valley is continuously shifted to higher energies so that the electrons are now able to gradually transfer to the 4-fold $\Delta$-valley, preventing an abrupt charge accumulation (Figure 2.11(c)).
While the grading prevents a degradation of the transconductance, the higher quasi-static change of the electron density causes an increase of the total capacitance $\overline{C}_{\text{tot}}$ connected to the base terminal. According to Figure 2.12(a), $\overline{C}_{\text{tot}}$ increases by a factor of 1.76, whereas the transconductance $\overline{g}_m$ improves by a factor of 2.57 (Figure 2.12(b)). Overall this leads to an increase of $f_T$. According to

$$f_T = \frac{1}{2\pi} \frac{\overline{g}_m}{\overline{C}_{\text{tot}}},$$

the higher improvement of the transconductance is resulting in an increase of $f_T$ by a factor of 1.46.

Figure 2.13 shows the improvements in the collector current (Figure 2.13(b)) and in $f_T$ (Figure 2.13(c)) due to the graded Ge profile.
2.2 Device Simulation

Figure 2.12  (a) Comparison of (a) the total 1D capacitance connected to the base node and its components and (b) the transconductance, obtained for the initial (abrupt) and the new (graded) SiGe HBT profile.

Figure 2.13  (a) Comparison of the initial and the new SiGe HBT profile with corresponding (b) transfer characteristic and (c) transit frequency, obtained by both BTE and HD simulation.

The good agreement of the HD results the with those of the BTE can only be obtained by readjusting the HD transport model parameters, since the Ge grading constitutes a major profile change.
Another limitation of the DD and HD transport model is the assumed shape of the distribution function for deriving them. Conventionally, a Maxwell-Boltzmann distribution is assumed over energy which, in the DD case, is assumed to be in equilibrium with the lattice or, in the HD case, has a modified decay over energy due the spatially dependent carrier temperature. However, in both cases a displacement of the distribution function off its equilibrium position is not considered. Contrary to DD and HD transport, the BTE is solved for the distribution function at each real-space point and over the reciprocal space and thus offers information about both the actual decay over energy and its displacement from the equilibrium position. Depending on the considered doping profile, different shapes of important characteristics can be obtained.

As an example, the SiGe HBT N3 in [Sch17] and shown in Figure 2.14(a) is considered. According to the transfer characteristics and transit frequency in Figure 2.14(b), (c), the deviations between HD and BTE occur despite

![Figure 2.14](image)

Figure 2.14  (a) Doping and Germanium profile of a SiGe HBT and the corresponding (b) transfer characteristic and (c) transit frequency obtained from BTE and HD simulation.
2.2 Device Simulation

Figure 2.15 Transconductance and total capacitance of the N3 SiGe HBT.

adjusted HD transport model parameters. Especially for the transit frequency, the BTE predicts an spike-like increase to $f_{T,BTE,pk}$ compared to HD transport. As explained below, the deviations between HD and BTE originate from the doping profile in conjunction with the doping dependent description of the bandgap narrowing and the subsequent shift of the conduction band edge.

In Figure 2.15, the bias dependent total capacitance and the transconductance of the N3 HBT are shown. According to (2.30), the spike-like increase in $f_T$ originates from the strong increase and dip of the transconductance.

Since the electron transport within the device is dominated by the peak of the conduction band edge, the conduction band edge of the 4-fold $\Delta$-valley and the contours of the corresponding electron distribution function for three different operating points are shown in Figure 2.16. Since the Pauli exclusion principle is not considered, the distribution function exhibits values larger than one (i.e. $> 0$ in Figure 2.16) near the conduction band edge in the highly

Figure 2.16 Conduction band edge versus location and superimposed contour lines of the (logarithm of the) electron distribution function of the 4-fold $\Delta$-valley over energy within the emitter-base region for three operating points: (a) around $f_{T,BTE,pk}/2$, (b) just before $f_{T,BTE,pk}$, and (c) and just after $f_{T,BTE,pk}$.
doped regions. As discussed before, the 4-fold $\Delta$-valley carries by far most of the electrons and thus it is sufficient to focus on this valley only.

According to Figure 2.16(a) and (b), the conduction band peak for the current range up to around $f_{T,BTE,\text{pk}}$ is located at $x = 19$ nm, which coincides with the steep doping gradient at the BE junction (see Figure 2.14(a)). This decrease in conjunction with the commonly employed (doping dependent) bandgap narrowing model [Slo77] leads to a sudden increase of the bandgap and consequently to a bias independent conduction band barrier, which is for the considered doping profile approximately 2.5 nm wide with a barrier height of around 10 meV. Due to the bending of the conduction band at higher applied $V_{\text{BE}}$-voltages, a plateau like conduction band edge is seen prior to $f_{T,BTE,\text{pk}}$ in Figure 2.16(b). At an operating point beyond $f_{T,BTE,\text{pk}}$ (see Figure 2.16(c)), a potential well is forming between $x = 13$ nm, which corresponds to the transition from the low to the highly doped emitter region and the associated bandgap difference, and $x = 19$ nm.

At current densities below $f_{T,BTE,\text{pk}}$, only high energetic electrons can overcome the conduction band peak at $x = 19$ nm, which corresponds to the classical function of the $V_{\text{BE}}$ modulated conduction band barrier that blocks, in the absence of tunneling, low energetic electrons. With increasing $V_{\text{BE}}$ this barrier decreases and is overcome by a larger fraction of electrons. The resulting higher average electron velocity increases the current and transconductance and thus $f_T$. Around $f_{T,BTE,\text{pk}}$, the bias independent conduction band peak $x = 13$ nm starts to get exposed and leads to a wider barrier region with a potential well enclosed. Beyond $f_{T,BTE,\text{pk}}$, this wider barrier is more efficient in blocking the low energetic carriers. In addition, carriers also accumulate in the potential well, thus causing a rapid decrease of $f_T$.

In the case of the HD transport model, the Boltzmann distribution function is altered in its spread by the carrier temperature. But the behavior of low and high energetic electrons can still not be separated and thus the blocking effect of low energetic electrons around $f_{T,BTE,\text{pk}}$ can not be captured. Figure 2.17(b) compares the assumed HD distribution function with the one obtained by the BTE solver. Compared to the BTE result, HD overestimates the low energetic and underestimates the high energetic electron population. Therefore, the hill observed in $\overline{g}_{\text{in}}$ in Figure 2.15 originating from the increased average electron velocity at the conduction band peak is not observed in the DD or HD results, which are compared in Figure 2.18(a). Thus, the spike-like increase in $f_{T,BTE}$ (see Figure 2.14(c)) can neither be reproduced by DD nor HD.
2.2 Device Simulation

Figure 2.17  Electron distribution function within the 4-fold Δ-valley just below $f_{T,BTE,\text{pk}}$ within the emitter-base region. (a) Contours with the arrow marking the position of the doping induced conduction band barrier. (b) Comparison of HD and BTE distribution function at the barrier.

Figure 2.18  Comparison of (a) the transconductances and (b) the total capacitance obtained by DD, HD and BTE simulation results.

In addition and due to the missing energy separation, all DD or HD electrons participate to the charging of the capacitance, contrary to the BTE where the blocked low energetic carriers do not contribute. Thus, the DD and HD transport models are overestimating the total capacitance, as shown in Figure 2.18(b). A more detailed insight is given by Figure 2.19. Figure 2.19(a) compares the electron densities for the three considered operating points obtained by the BTE (lhs) and the HD (rhs) solver. Contrary to the HD results, only a slight variation of the electron densities within the lightly doped emitter is seen around $f_{T,BTE,\text{pk}}$ due to the blocking of low energetic carriers. Since these blocked electrons do not participate to the charging of the dynamic capacitances, the quasi-static electron densities $(dn/dV_{BE})$ in the lightly doped emitter region are lower compared to those obtained by HD (see Figure 2.19(b)).
In terms of the emitter depletion capacitance [Sch06]

\[
\overline{C}_{jEi} = \int_{0}^{x_{mE}} \frac{\partial}{\partial V_{BE}} (n - p) \bigg|_{V_{BC}} \ dx,
\]

where \( x_{mE} = x(\frac{dn}{dV_{BE}}=\frac{dp}{dV_{BE}}) \), the region of blocked electrons reduces the contributions to \( \overline{C}_{jEi} \) from the regions before, due to the higher quasistatic hole density (see Figure 2.19(b), lhs). Therefore, around \( f_{T, pk} \) the value of \( \overline{C}_{jEi} \) is overestimated in the HD results compared to the BTE results, as shown in Figure 2.20.

The spike-like increase discussed above has not been measured on fabricated devices, possibly because this effect might either be weakened due to tunneling or be masked by the impact of peripheral and external elements. In addition, the fabricated doping concentrations so far just do not have such a
2.2 Device Simulation

Figure 2.20 Comparison of $\overline{C_{jE_1}}$ obtained by BTE and HD simulations.

Figure 2.21 (a) Doping profile with smoothed high to low transition in the emitter (new) and previous step-like profile (ini.). Corresponding terminal characteristics: (a) transfer current and (b) transit frequency.

steep gradient. The latter hypothesis has been tested in Figure 2.21 showing a smoothed transition in the emitter doping (Figure 2.21(a)). This results in the disappearance of the previously observed peak $f_T$ overshoot for the BTE
Figure 2.22  Electron distribution function within the 4-fold $\Delta$-valley at $f_{T,BTE,pk}$ within the emitter-base region. (a) Contours with the arrow marking the position of the doping induced conduction band barrier. (b) Comparison of HD and BTE distribution function at the barrier peak.

In Figure 2.22(a), the conduction band edge and the contour lines of the electron distribution function for the smoothed doping profile are shown within the BE region. The corresponding distribution function in Figure 2.22(b) at the conduction band maximum at $x = 17$ nm shows no blocking of low energetic electrons and thus the HD and BTE results are approaching each other.

2.2.4.4 Comparison with experimental data

In the course of the DOTSEVEN project, a variety of experimental data of fabricated SiGe HBTs were evaluated. In order to evaluate the predictive capability of the TCAD infrastructure employed within the project, measured terminal characteristics, such as transfer current and $f_T$ characteristics, were compared with simulation results. Here, a SiGe HBT fabricated by IHP and shown in Figure 2.23(a) is considered. For the comparison with the 1D simulation results, the measured data were deembedded by the external elements of the actual 3D transistor structure. This was accomplished by using the physics-based and geometry scalable properties of the HICUM/L2 compact model and its parameters, which were extracted from measured data of transistors and special test structures [Paw17][Kor15]. A comparison between the respective 1D measurements with the HD and BTE simulation results is given in Figure 2.23(b), (c) for the transfer current and transit frequency in the absence of self-heating, the impact of which has already been accounted for during the parameter extraction.
According to Figure 2.23(c), both HD and BTE simulation results agree well with the measured data around peak $f_T$ and beyond. Below peak $f_T$, discrepancies exist which may be attributed to (i) too strong deembedding of parasitic or external junction capacitances in the measured data, (ii) an incorrect doping and Ge profile resulting in lower junction capacitances or doping and Ge dependent bandgap for the device simulation, (iii) the neglect of Carbon in the base region, or (iv) a significant difference in the doping, Ge and C dependent bandgap modeling in the simulation. The observed discrepancy in the transfer current (cf Figure 2.23(b)) indicates the latter as a major cause for the differences at low current densities.

According to Figure 2.24, the experimentally determined bandgap narrowing is indicating the presence of metastable strain, as reported in [Bea92]. For a first estimation of the impact of different bandgap narrowing values as function of Germanium on the terminal characteristics, a simple linear model (“lin.” in Figure 2.24) is employed for DD and HD simulations. The corresponding terminal characteristics are shown in Figure 2.25.
Figure 2.24  Comparison of the Ge concentration induced bandgap narrowing from experimental data (exp.) and device simulation model (mod.). In addition, the lower and upper boundary (lb and ub) for bandgap narrowing as function of Ge the presence of metastable strain [Bea92] is shown.

Figure 2.25  Comparison of the 1D measurement data with DD, HD and BTE simulation results. For the DD and HD simulation, the linear model indicated in Figure 2.24 is used. The transit frequency obtained by DD is not shown, since its parameters have not been adjusted.

According to Figure 2.25(a), the linear bandgap narrowing model improves the agreement between the simulated and experimental transfer characteristics at low current densities, but there is little improvement for $f_T$ (cf. Figure 2.25(b)). Since advanced SiGe HBTs exhibit a significant carbon content, which is has not been considered in the simulations, further investigations based on experimental data (variation of the Germanium and carbon contents) are needed to clarify the origin of the discrepancies.

Nevertheless and focusing on trends only, the TCAD infrastructure employed in the DOTSEVEN project is capable of predicting performance trends correctly. Figure 2.26 displays the peak values of the measured 1D transit frequency for four different SiGe HBTs obtained from a process split. Here, both the quantitative and qualitative trend of the measurements is well
Figure 2.26 Comparison of the performance trends predicted by TCAD (HD and BTE simulation) with 1D measurement results (three samples) for a process split with four different SiGe HBTs (fabricated by HP).

captured by HD and BTE simulation. For the SiGe HBT labeled by HBT #3, the BTE results are overestimating the peak transit frequency. However, as explained before, this overestimation is based on an improper doping profile description at the metallurgical emitter-base junction and thus due to an underestimation of low energetic electrons.

2.3 Advanced Electro-thermal Simulation

C. Jungemann and N. Rinaldi

2.3.1 Carrier–Phonon System in SiGe HBTs

Charge carriers are accelerated under high electric fields in semiconductor devices and gain high kinetic energies. Carriers with energies higher than 60 meV scatter mainly with optical phonons. The optical phonons, which have a negligible group velocity, cannot participate in heat transport. Instead, they decay into long-wavelength acoustic phonons, which determine heat conduction in semiconductors. Since this decay is relatively slow, compared to the carrier–phonon interactions, a bottleneck for energy dissipation can occur, which results in a large number of hot optical phonons in high-field domains. The carrier–phonon and phonon–phonon interaction processes with their corresponding scattering time constants are illustrated in Figure 2.27 [Pop06].

In order to investigate self-heating in ultra-scaled bipolar transistors precisely, we have to consider a coupled system of transport equations for electrons, holes, and phonons. For this goal, the coupling terms, which describe carrier–phonon interactions, must be modeled accurately. In fact, carriers gain energy from the electric field and diffuse several mean free paths
Device Simulation

Figure 2.27 Thermal energy transport diagram in semiconductor devices.

(tens of nanometers) before they lose their energy to the lattice. Therefore, the so-called Joule-heating term, which represents the energy that carriers receive from the electric field, is not appropriate to capture the spatial distribution of heat generation in submicron devices. In order to tackle this problem, an advanced hydrodynamic model has been proposed [Mus08] to describe heat generation and transport in sub-micron silicon devices. However, this approach is still based on a single averaged carrier temperature within the relaxation time approximation and does not account for the spectral information regarding the emitted phonons. Since inelastic carrier–phonon scattering, which is described in detail by the scattering integral of the Boltzmann transport equation (BTE), causes heat generation, solving the BTE is the most accurate approach to study carrier–phonon interactions [Pop10].

The Monte Carlo (MC) method has been widely used to solve the BTE for electrons coupled with heat transport equations. The Fourier heat equation as the most elementary approach to consider heat conduction was used in [Zeb06, Sad10], which is not valid for sub-micron devices. In a CPU-efficient approach, a system of energy balance equations for both optical and acoustic phonons was extracted from the phonon BTEs. This system of equations coupled with an electron MC simulator, which was used to study self-heating in silicon-on-insulator devices, can describe the phonon bottleneck in thermal energy transport by distinguishing between optical and acoustic phonon temperatures [Ral08, Vas09]; however, it cannot capture all microscopic effects of non-equilibrium phonon transport due to the averaged phonon temperatures. Nghiem et al. [Ngh14] introduced recently an electrothermal simulator, which solves the BTE for both electrons and phonons.
self-consistently. However, in their system of equations, the feedback to the electron system is the effective temperature extracted from the phonon distribution function.

Despite great advances in understanding the physics of phonon transport using the MC method, the stochastic basis of this method hinders calculation of parameters with very small or slow variations. Alternatively, a deterministic approach based on spherical harmonics expansion (SHE) can be used to solve the BTE [Gnu93]. In this regard, Ramonas et al. [Ram15] presented a deterministic solution of a non-equilibrium bulk electron–phonon system for noise calculations.

Most recently, Kamrani et al. [Kam17a] presented a SHE method for the coupled BTEs of electrons, holes, and phonons under stationary conditions in a SiGe HBT. Since it has been shown that carriers in SiGe lose their energy mainly by scattering with longitudinal optical (LO) phonons [Pop05, Ni12], they solved the phonon BTE only for the LO phonon mode, and used energy balance equations for the other optical and acoustic phonon modes. In addition, the reduction of the thermal conductivity in a SiGe HBT was accounted for by analytical models for the lattice thermal conductivity in a way that is consistent with empirical data.

2.3.2 Deterministic and Self-consistent Electrothermal Simulation Approach

In the framework of semi-classical transport theory, the kinetics of a non-equilibrium carrier–phonon system under stationary conditions is described by a coupled set of BTEs for the distribution functions of carriers (electrons/holes) \( f_{e/h}(\mathbf{r}, \mathbf{k}) \) and phonons \( n(\mathbf{r}, \mathbf{q}) \), defined on the position vector \( \mathbf{r} \), carrier and phonon wave vectors \( \mathbf{k} \) and \( \mathbf{q} \), respectively. To investigate the impact of hot LO phonons on carrier transport, the non-equilibrium distribution function of LO phonons must be obtained, while for the other phonon modes, equilibrium distribution functions, which are evaluated at averaged phonon temperatures of the optical \( T_{op} \) and acoustic \( T_{ac} \) phonon branches, can be assumed. In this case, the BTE for the charge carriers is written as:

\[
L \{ f \} = Q^{LO} \{ f, n \} + S \{ f, T_{op}, T_{ac} \} 
\]  

(2.32)

where \( L \{ f \} \) is the free-streaming operator, \( Q^{LO} \{ f, n \} \) is the scattering operator for inelastic interactions of carriers with non-equilibrium LO phonons, and \( S \{ f, T_{op}, T_{ac} \} \) denotes the scattering operator of all other
scattering mechanisms. The scattering term for non-equilibrium LO phonons is expressed as:

$$Q^{LO} \{ f, n \} = \frac{V_0}{(2\pi)^3} \sum_{v^\prime} \int \left[ W^{v,v^\prime} \left( \vec{r}^\prime, \vec{k}^\prime, \vec{k}, n \right) f^{v^\prime} \left( \vec{r}^\prime, \vec{k}^\prime \right) - W^{v^\prime,v} \left( \vec{r}^\prime, \vec{k}, \vec{k}^\prime, n \right) f^{v} \left( \vec{r}^\prime, \vec{k} \right) \right] d^3 k^\prime$$  \hspace{1cm} (2.33)

where $V_0$ is the system volume, and $W^{v,v^\prime} \left( \vec{r}^\prime, \vec{k}^\prime, \vec{k}, n \right)$ is the transition rate from the initial state $\left( v^\prime, k \right)$ into the final state $\left( v, k^\prime \right)$ given by:

$$W^{v,v^\prime} \left( \vec{r}^\prime, \vec{k}^\prime, \vec{k}, n \right) = C_0 \left( \vec{r}^\prime \right) \left[ n \left( \vec{r}^\prime, \vec{q} \right) + \frac{1}{2} \mp \frac{1}{2} \right] \delta \left( \varepsilon \left( \vec{k} \right) - \varepsilon \left( \vec{k}^\prime \right) \mp \hbar \omega_{op} \right)$$  \hspace{1cm} (2.34)

where $C_0 \left( \vec{r}^\prime \right)$ is the interaction constant, $\hbar \omega_{op}$ is the constant energy for the dispersionless LO phonons, and the upper sign refers to phonon absorption and the lower to phonon emission.

The BTE for non-equilibrium LO phonons is written as:

$$\frac{n \left( \vec{r}, \vec{q} \right) - n_{eq} \left( T_L \right)}{\tau_{op}} + G^c \{ n, f \} = 0$$  \hspace{1cm} (2.35)

where the first term represents interactions between optical and acoustic phonons within the relaxation time ($\tau_{op}$) approximation, $n_{eq} \left( T_L \right)$ is the equilibrium phonon distribution function, which follows the Bose–Einstein statistics, $T_L$ is the lattice temperature which is equivalent to the averaged acoustic phonon temperature, and $G^c \{ n, f \}$ is the phonon generation term given by:

$$G^c \{ n, f \} = \frac{2V_0}{(2\pi)^3} \sum_v \int \left[ W^{v,v}_{ab} \left( \vec{r}, \vec{k}, \vec{q}, n \right) - W^{v,v}_{em} \left( \vec{r}, \vec{k}, \vec{q}, n \right) \right] f^v \left( \vec{r}, \vec{k} \right) d^3 k$$  \hspace{1cm} (2.36)

where $W^{v,v}_{ab}$ and $W^{v,v}_{em}$ refer to the transition rate for phonon absorption and emission, respectively.

To solve this coupled system of BTEs, all the terms have to be expanded into spherical harmonics, and the spherical coordinates of the $q$-space...
(\(q, \theta_q, \varphi_q\)) can be expressed based on the modulus of the wave vector and the angles of the initial and final carrier states by using the momentum conservation rule, \(\vec{k}' = \vec{k} \pm \vec{q}\).

In this simulation approach, non-equilibrium effects for the other phonon modes are accounted for by a coupled set of energy balance equations for the optical and acoustic phonon branches, where the energy loss rate due to inelastic carrier–phonon scattering is used as the heat generation term [Kam15]. Furthermore, the effects of Ge content [Pal04], doping profile [Lee12], and boundary scattering [Vas10] in the reduction of the lattice thermal conductivity, as the main parameter that models heat conduction by acoustic phonons, were considered via analytical models.

### 2.3.3 Hot Phonon Effects in a Calibrated System

To investigate non-equilibrium effects for the carrier–phonon system in bipolar transistors, a state-of-the-art toward-THz SiGe HBT fabricated by Infineon Technologies AG within the framework of the European DOTFIVE project with an emitter width of \(W_E = 0.13\ \mu m\) and a length of \(L_E = 2.73\ \mu m\), and belonging to a technology development stage referred to as set #3 in [d’Al14], was used to extract the thermal resistance based on simple DC measurements. The extracted thermal resistance from measurements \(R_{TH} = 6,800\ K/W\) [d’Al16] results in a junction temperature increase of \(\Delta T_J = 38.5\ K\) at \(V_{BE} = 0.9\ V\) and \(V_{CE} = 1\ V\) with \(I_C = 5.66\ mA\).

To study self-heating in this device, 2-D electrothermal simulations were performed for the structure, which is partly shown in Figure 2.2, the doping profiles of which were extracted by secondary ion mass spectrometry (SIMS). For these simulations, a self-consistent steady-state solution of the BTEs for electrons, holes, and LO phonons coupled with the energy balance equations was obtained. Due to minor uncertainty in the extracted Ge profile, a calibration of the Ge content by a few percent is used to reproduce the measured \(I_C\) at \(T_B = 300\ K\) by simulation. Figure 2.28 (top) depicts the thermal conductivity over the 2-D SiGe HBT by considering the effect of Ge content, doping concentration, and boundary scattering at 300 K.

Since the SHE solution of the BTEs for a 3-D real space is too CPU intensive, only a 2-D real space was used and some important parts of the structure for thermal conduction, such as metal layers, were neglected. To mimic the 3-D nature of the heat propagation in 2-D simulation, the thermal boundary conditions are adjusted to match the simulated average lattice temperature increase over the space-charge region of the base–emitter junction
equal to the extracted junction temperature from measurements [d’Al02].

Hence, a convective boundary condition at the emitter contact is considered, and the heat transfer coefficient is calibrated to obtain an average junction temperature increase of 38.5 K from the temperature distribution of the simulation at the corresponding bias conditions. In this simulation, Neumann (adiabatic) boundary conditions are considered for artificial boundaries, the base and collector contacts, whereas the bulk contact at the bottom of the substrate is set to a constant temperature of 300 K. Figure 2.8 (bottom) shows the self-consistent lattice temperature obtained from the energy balance equations.

The spatial distribution of the Joule-heating term and the energy loss rate due to in-elastic carrier–phonon scattering are shown along the symmetry axis of the device in Figure 2.29. This figure depicts the distance that carriers have to travel before releasing their energy to the lattice; therefore, carriers receive energy from the high electric field at the collector–base junction, while they lose their energy via net phonon generation deep in the collector region. Moreover, Figure 2.29 shows that carriers are mainly scattered by
LO phonons which can lead to a strong deviation in the LO phonon distribution function with respect to the equilibrium value evaluated at the lattice temperature in the collector region which is shown in Figure 2.30 (top).

In order to investigate the effect of hot LO phonons and to make a comparison with the lattice temperature, an effective temperature is extracted from the non-equilibrium LO phonon distribution function which is shown in Figure 2.30 (bottom). The higher value of the effective temperature for LO phonons with respect to the lattice temperature, in the collector region, refers to the so-called phonon energy bottleneck in thermal conduction obtained for $\tau_{op} = 2$ ps [Pop10]. The equality of $T_L$ and $T_{eff}$ around the base–emitter junction reveals the negligible effect of hot LO phonons on the collector current, because the temperature at this junction dominantly determines the impact of self-heating on the collector current increase. However, the large difference between these two temperatures in the collector region might influence some electrical phenomena, such as impact ionization (II) due to hot electrons, which occurs mainly deep in the collector region. To examine this possibility, the injected current due to electron II ($I_{II}$) was calculated in a simulation with high collector–base voltage $V_{CB} = 2$ V. A stronger phonon scattering due to hot LO phonons obtained from the full electrothermal simulation leads to a lower number of hot electrons. However, the reduction of the $I_{II}$ at the same collector current due to temperature increase is just a few percent. As a result, the impact of hot LO phonons on electron II is not very strong in this case.
2.3.4 Thermal Resistance Extraction from the Simulated DC Characteristics

To extract the thermal resistance by an approach similar to the experimental extraction method [d’Al14], the required DC characteristics were calculated and compared with measurement data (Figure 2.31). Figure 2.31 (top) displays the $I_C - V_{BE}$ characteristics of the HBT at different homogeneous temperatures, compared to experimental data measured under DC conditions at various thermo-chuck temperatures. In these voltage/current ranges, self-heating can be safely disregarded and the results are used for calculating the
temperature coefficient $\phi = -\left(\frac{\partial V_{BE}}{\partial T_B}\right)_{I_C}$. The extraction of the other parameter $\gamma = \left(\frac{\partial V_{BE}}{\partial V_{CB}}\right)_{I_E}$ can be troublesome with the MC method, because the variation of $V_{BE}$ with respect to $V_{CB}$ for a constant $I_E$ is very small. Moreover, thermal parameters of the device determine the slope of the $V_{BE} - V_{CB}$ curve [Kam15]; consequently, a self-consistent electrothermal simulation is needed to evaluate the slope of this curve consistent with the lattice temperature distribution of the device. Figure 2.32 shows the $V_{BE} - V_{CB}$ characteristics obtained from the deterministic and self-consistent electrothermal simulator in comparison with the measurement data.
Since the simulated DC characteristics are in very good agreement with measurement results, the extracted thermal resistance from electrothermal simulations $R_{\text{TH}} = -\gamma/(I_E\varphi)$ matches the value obtained from measurements. This confirms the consistency of the extracted junction temperature from the simulated DC characteristics with the average lattice temperature over the base–emitter junction observed in the temperature profile shown in Figure 2.30 (bottom). Therefore, this result attests the accuracy of the analytical model on which the experimental procedure is based.

Figure 2.32 shows the effect of self-heating on the collector current increase observed in $I_C - V_{\text{BE}}$ characteristics of the SiGe HBT by electrothermal SHE simulations, which matches measurement results very well.

2.4 Microscopic Simulation of Hot-carrier Degradation

2.4.1 Physics of Hot-carrier Degradation

Due to inevitable trade-offs in the performance optimization of SiGe HBTs, these devices are operated closer and even beyond the classical safe-operating area (SOA) borders. Hot-carrier degradation (HCD) is the main reliability concern in bipolar transistors that strongly limits the lifetime of a device operated close to the SOA limit [Fis15]. This degradation happens due to trap states generated by hot-carriers along the oxide interfaces over time. In general, imperfections at the Si/SiO$_2$ interface lead to silicon dangling bonds, which can capture electrons or holes. Hence, these dangling bonds
are intentionally passivated by incorporating hydrogen atoms (Figure 2.33). However, hot carriers can supply enough energy to break the passivated Si–H bonds. A hot-carrier is a charge carrier which is accelerated under a high electric field inside the device and attains significant kinetic energy (higher than 1.5 eV) to break the bonds directly. Therefore, devices operating under bias conditions, which produce large electric fields, are susceptible to the HCD phenomenon.

In high-performance HBTs, shallow trench isolation (STI) and deep trench isolation (DTI) schemes together with the emitter–base (EB) spacer oxide are used to reduce parasitic capacitances and leakage currents [Mar09]. However, trap states resulting from the Si–H bond dissociation at the EB spacer and STI oxide interfaces produce excess non-ideal base current via Shockley–Read–Hall (SRH) recombination in the forward mode and reverse mode, respectively (Figure 2.34). As a result, traps generated due to hot carriers along the EB spacer oxide interface degrade the main parameters of
the device such as current gain and noise figure [Cre04]. Hence, a profound knowledge of the microscopic mechanisms of the interface trap generation and annihilation as well as their impact on the electrical characteristics is essential.

Although conventional methods for a physics-based investigation of HCD in bipolar transistors, which are based on the lucky electron model, are electric field driven [Che09, Moe12, Wie16], it has been shown that the trap generation rate at the oxide interface is determined by the energy of the interacting charge carriers [DiM89, DiM01]. Hence, another quantity called the acceleration integral (AI), which is calculated from the carrier energy distribution function (EDF), has been introduced to describe accurately the spatial distribution of the interface traps obtained from charge pumping measurement data [Sta11, Sta12]. In consequence, an energy-driven paradigm based on the AI has been developed to model both single- and multiple-carrier processes of the bond dissociation in the degradation analysis of the n-channel MOSFETs [Bin14, Sha15, Tya16].

This model has been recently extended to include the effects of both hot electrons and hot holes for describing the underlying mechanisms of HCD in bipolar transistors [Kam16, Kam17b]. For this purpose, a coupled system of BTEs for electrons and holes, which accounts for II and SRH, has to be solved. Since stochastic algorithms such as the MC method impose an enormous computational burden to resolve the high-energy tail of the EDF, a deterministic approach based on a SHE was used to solve the BTEs including full band structure effects [Hon11].

The reaction-diffusion model has been widely used to represent the complex dynamics of the trap generation and subsequent annihilation in HCD of bipolar transistors and negative-bias temperature-instability degradation of MOSFETs [Moe12, Rag15, Kuf07]. Despite a very good matching for a wide range of experimental observations, it has been shown that the reaction-diffusion model is inconsistent with the measurement data at the microscopic level [17]. Therefore, in [Kam17b] a degradation model based on the AIs was used to calculate the dispersive bond-breakage rates associated with a reaction-limited model to describe HCD effects in a SiGe HBT.

2.4.2 Modeling of Hot-carrier Effects

In an energy-driven framework, the bond-breakage rate is modeled by considering the interaction of the incident charge carriers with the passivated Si–H bond. A Si–H bond is represented as a truncated harmonic oscillator
characterized by a system of eigenstate energies [Sto98], which is depicted in Figure 2.35.

Bond dissociation occurs via excitation of one of the bonding electrons to the transport state, which is known as an antibonding (AB) process. As a result, a repulsive force is induced, which detaches the hydrogen atom. The dissociation rate from the $i$th state of the Si–H bond with the energy $E_i$, triggered either by a hot electron or by a hot hole, is given by:

$$ R_{AB,i} = I_{AB,i}^{e} + I_{AB,i}^{h} + v_r \exp \left( -\frac{(E_a - E_{ox}d - E_i)}{k_B T_0} \right) $$

(2.37)

where $I_{AB,i}^{e}$ and $I_{AB,i}^{h}$ are the AB acceleration integrals of electrons and holes, respectively, $v_r$ is an attempt frequency, and $E_a$ is the bond-breakage activation energy, which is reduced due to the interaction of the bond dipole moment $d$ with the oxide electric field $E_{ox}$. Furthermore, to account for the fluctuations of the activation energy, a Gaussian distribution is considered with a mean value and standard deviation of $\langle E_a \rangle$ and $\sigma_E$, respectively. The AI for the AB process is given by [Bin14]

$$ I^{e/h}_{AB,i} = \sigma_{0}^{AB} \int_{E_{th,i}}^{\infty} \left[ f_{e/h}^{e/h} (E) z_{e/h}^{e/h} (E) v_{g}^{e/h} (E) \left[ (E - E_{th,i}) / E_{ref} \right]^{p} \right] dE $$

(2.38)

where $E_{th,i} = E_a - E_{ox}d - E_i$ is a threshold energy for the $i$th level, $\sigma_{0}^{AB}$ is the AB reaction cross section, $f_{e/h}^{e/h} (E)$ is the carrier distribution function, $z_{e/h}^{e/h} (E)$ is the carrier density of states, $v_{g}^{e/h} (E)$ is the carrier group velocity, $p = 11$ is an empirical parameter, and $E_{ref} = 1\text{eV}$. 
If a charge carrier does not provide enough energy to trigger the AB mechanism, it can still contribute to the bond-breakage procedure via multiple vibrational excitation (MVE) of the bond. In an accumulative consideration of the MVE and AB mechanisms, the bonding electron can be firstly excited by several colder particles to an intermediate energy level, and then dissociated by a carrier with a relatively high energy. The bond excitation and deexcitation rates triggered by either a cold electron or a cold hole, are given, respectively, by

\[ P_u = I_{MVE}^e + I_{MVE}^h + \omega_e \exp \left(-\hbar \omega / k_B T_0\right) \]  

\[ P_d = I_{MVE}^e + I_{MVE}^h + \omega_e \]  

where \( \omega_e \) is the reciprocal phonon life-time and \( \hbar \omega \) is the energy distance between the Si–H energy levels. The AI for the MVE process is defined as

\[ I_{MVE}^{e/h} = \sigma_{0}^{MVE} \int_{\hbar \omega}^{\infty} \left[ f_{e/h}^e (E) z_{e/h}^e (E) \right] \left[ \left( (E - \hbar \omega)/E_{ref} \right) \right] dE \]  

The cumulative bond-breakage rate, which accounts for all possible superpositions of the AB and MVE mechanisms, is calculated as

\[ R_a = \frac{1}{k} \sum_i R_{AB,i} \left( \frac{P_u}{P_d} \right)^i \]  

where \( k \) is a normalization prefactor defined as \( k = \sum_i \left( P_u / P_d \right)^i \).

In the reaction-limited approach, the rate equation for the generation and recombination of the interface trap states is written as [Jep77]

\[ \frac{\partial N_{it}}{\partial t} = (N_0 - N_{it}) R_a - N_{it}^2 R_p \]  

where \( N_{it} \) is the density of the generated interface traps, \( N_0 \) is the density of the primary passivated Si–H bonds, and \( R_p \) is the recovery rate.

In this approach, the dispersion of the bond-breakage energy determines the power-law time dependence of the HCD results. The dispersive effect of \( E_a \) is incorporated by discretizing an energy grid in the range of \( \langle E_a \rangle - 3\sigma_E, \langle E_a \rangle + 3\sigma_E \) and evaluating \( N_{it} \) for each discretization point. The interface trap density profile, which is the combination of every single defect, is obtained by calculating the average of \( N_{it} \) at each energy point weighted by the Gaussian distribution [Bin14].

To obtain the required distribution functions of the carriers, a coupled system of the BTEs for electrons and holes has to be solved. The BTE for electrons in the stationary case is written as:

\[ L \{ f^e \} = S \{ f^e \} + Q \{ f^e, f^h \} - \Gamma^e \{ f^e, f^h \} \]  

\[ 2.44 \]
where $S \{ f^e \}$ is the scattering operator, which accounts for carrier–phonon scattering, impurity scattering, alloy scattering, and II scattering of primary particles, $Q \{ f^e, f^h \}$ is the generation operator of secondary particles due to II [Jab14], and $\Gamma^e \{ f^e, f^h \}$ is the SRH recombination operator [Jun07, Rup16] defined on the boundary of the oxide interface.

In this simulation approach, a full-band SHE simulator is used to obtain the carrier EDFs for a SiGe HBT under stress conditions. Then, the $N_{it}(\vec{r}, t)$ profile calculated at each stress time step is fed into the SHE solver to calculate the characteristics of the degraded device which change due to SRH recombination.

### 2.4.3 Simulation of SiGe HBTs under Stress Conditions Close to the SOA Limit

The conventional mixed-mode (MM) stress conditions, which are the concurrent applications of a high collector-base voltage and a high collector current density to accelerate the degradation procedure, set an upper limit for HCD of the SiGe HBTs during RF operation [Fis15]. However, as the main drawback they are far from typical operating conditions. Hence, to study the physics behind the long-term base current degradation under more practical operating conditions, three stress bias conditions P1, P2, and P3, along the border of the SOA, were selected to degrade the device up to 1,000 h at 300 K, and Gummel plots ($V_{CB} = 0$ V) were measured at certain stress time intervals [Jac15]. The corresponding bias voltage, current, and junction-to-ambient temperature increase obtained from the extracted thermal resistance $R_{\text{TH}} = 2,850$ K/W [d’Al14] are summarized in Table 2.1. Measurements showed that the examined npn SiGe HBT is negligibly affected by stress at P1, and P3 exhibits a higher base current degradation over time in comparison to P2.

For numerical simulations, a 2-D structure, the doping profiles of which were extracted from SIMS, was used. As a first step of this analysis, the simulator has to be calibrated to reproduce the measured Gummel plot and $I_B - V_{CE}$ characteristics of the fresh device. The base current reversal at

| Table 2.1 | Definition of the stress bias conditions P1, P2, and P3 and their corresponding junction temperatures |
|-------------|-------------------------------------------------|-------------------------------------------------|-------------------------------------------------|
| $V_{CE}$ [V] | 1 ($< BV_{CEO}$) | 2 ($> BV_{CEO}$) | 3 ($> BV_{CEO}$) |
| $J_C$ [mA/µm²] | 10 | 5 | 1 |
| $\Delta T_j$ [K] | 37 | 37 | 11 |
$V_{CE} > BV_{CEO}$ due to avalanche multiplication of carriers is used as a basis to determine the II rates initiated by primary electrons and holes. Figure 2.36 shows the II generation rates at P3 due to electrons and holes separately.

Under this stress condition, the high electric fields within the collector–base junction accelerate electrons to reach enough energy required for initiating avalanche generation of electron–hole pairs via II. Figure 2.36 shows that hot electrons responsible for II are deep in the collector region while hot holes are mainly found in the base region. To obtain a better understanding of the energy of the carriers which participate in the degradation process, Figure 2.11 depicts a cut of the EDFs for electrons and holes along the symmetry axis of the investigated SiGe HBT with respect to kinetic energies.

Electrons move toward the collector region and gain sufficiently high energies to initiate II, whereas the holes generated by II in the collector due to hot electrons [Figure 2.36 (top)] are accelerated toward the base and gain a lot of energy. Due to this high energy, some of the holes can shoot through

**Figure 2.36**  II generation rates in the SiGe HBT induced by electrons (top) and holes (bottom) at P3.
2.4 Microscopic Simulation of Hot-carrier Degradation

Figure 2.37 Cut of EDFs [eV$^{-1}$ cm$^{-3}$] for electrons (top) and holes (bottom) along the symmetry axis of the HBT at P3.

the base into the emitter, where they still have a relatively large energy [Figure 2.37 (bottom)]. A certain fraction of these hot holes hit the EB spacer oxide interface, where they might break Si–H bonds.

This effect can only be captured by a model which resolves the dependence of the carriers on energy. Thus, it is not possible to directly describe the behavior of the hot holes with a drift-diffusion or a hydrodynamic model, in which the hole gas in the base is assumed to be close to equilibrium. Unavoidably, to perform physics-based degradation analysis relying on the classical models, the probability of hot carrier creation has to be calculated via the lucky electron model. This calculation based on the effective electric field shows inaccurately that hot holes are found at the collector–base junction. Subsequently, the possibility that a hot carrier reaches the oxide interface without any deflection has to be separately estimated [Moe12].

The interface traps located within the EB space-charge-region have the highest impact on the forward mode base current degradation via SRH recombination. Therefore, the EDFs at the intersection of the EB junction and the oxide interface are compared for different stress conditions in Figure 2.38 (top). The negligible role of electrons in the degradation process
Figure 2.38  (Top) EDFs of electrons (dashed lines) and holes (solid lines) at the intersection of the EB spacer oxide interface and the EB junction [denoted by node X in Figure 2.36 (Bottom)]. Profiles of the AB AIs for electrons (dashed lines) and holes (solid lines) along the EB spacer oxide interface from node A to C denoted in Figure 2.36.

is concluded from the EDFs for electrons at P1 and P2, which exactly follow the equilibrium EDF, and at P3, with a low-energy hump. Because of small collector–emitter voltage in P1, even holes do not gain high energies, which explains the negligible degradation rate at P1 observed in measurements. Furthermore, the high-energy tails of the hole EDFs at P2 and P3 reveal the dominant role of hot holes in the degradation process under the stress conditions close to the SOA limit, which was also reported for conventional MM stress conditions in [Van06]. However, the deterministic solver provides the possibility to comprehensively describe the microscopic effects of hot carriers and accurately obtain the EDFs up to high energies in a realistic 2-D device structure and develop a practical physics-based degradation model to evaluate the resulting excess base current.
Although cold carriers can also participate in the MVE of the Si–H bonds, hot carriers with energies greater than 1.5 eV have a much higher chance to break the Si–H bonds directly [Tya16]. Moreover, the activation energy parameters determine the power-law time dependence and the dependence of the excess base current on the stress conditions. Hence, $\langle E_a \rangle = 1.6$ eV and $\sigma_E = 0.2$ eV, which are in good agreement with those experimentally obtained [Ste96, Pob13], were considered for the activation energies of the bond-breakage to achieve good agreement with measurement data.

The AB AIs along the EB spacer oxide interface obtained from this calibration are depicted in Figure 2.38 (bottom). As an expected result, the equilibrium electron EDFs at P1 and P2 result in zero AB AIs along the oxide interface. Furthermore, due to the low-energy humps in the EDFs of electrons at P3 and holes at P1, their corresponding AIs are very small. In consequence, the measured base current degradations under P2 and P3 have to be ascribed to hot holes with relatively high AB rates, in which the bigger AI at P3 compared to P2 explicitly explains the bigger degradation current under this stress condition.

Figure 2.39 represents the trap densities along the EB spacer oxide interface for several stress time steps, which are significantly generated by the AB process due to hot holes. These interface trap densities, calculated for $N_0 = 10^{12}$ cm$^{-2}$, reveal that the large variation of the AB AIs along the oxide interface results in a strong non-uniformity in the spatial distribution of the $N_{it}$ profile.

![Figure 2.39](image)

**Figure 2.39** Interface trap densities generated at different stress time steps from node A to C denoted in Figure 2.36 at P3.
The generated traps at the EB spacer oxide interface cause a non-ideal increase in the forward mode base current via field-enhanced SRH recombination [Hur92]. Figure 2.14 (top) shows the Gummel characteristics of the fresh device and the degraded device after 1,000 h stress application at P3. The leakage currents observed for the fresh device due to packaging [Jac15] have no impact in the degradation analysis and are not taken into account. Since the recombination process has no considerable impact on the collector current, the resulting increase in the base current degrades the current gain of the transistor.

Figure 2.40  (Top) Gummel characteristics (\( V_{CB} = 0 \) V) of the fresh and degraded SiGe HBT after 1,000 h at P3 obtained from simulation (lines) and measurement (symbols). (Bottom) Excess base currents over the stress time obtained from simulation (lines) and measurement (symbols) at \( V_{BE} = 0.67 \) V and \( V_{CB} = 0 \) V.
In order to assess the time dependence of the HCD effects, the excess base current $\Delta I_B = I_B(t) - I_B(0)$ is extracted over stress time [Figure 2.14 (bottom)]. Very good agreement between the simulation results and measurement data proves that the EDF-based degradation model can directly explain the time dynamics of the HCD results together with their dependence on the stress bias conditions.

References


References


Abstract

Fabrication and circuit design are linked by compact device modeling; i.e., the electrical characteristics of the devices fabricated on a wafer are represented by sufficiently simple but preferably still physics-based models that are suitable for circuit simulation and optimization. The importance of modeling has been growing rapidly due to strongly increased device complexity, manufacturing cost, and fabrication time. There is an increased demand from industry for first-pass success of high-frequency (HF) analog circuits in order to stay competitive. For SiGeC HBT technologies, ranging from production to the most advanced process, this has been successfully addressed by the standard compact bipolar transistor model HICUM/L2 [Schr10].

For practical applications, a compact model (CM) itself is not sufficient though. Its model parameters need to be determined from measurements of terminal (current, voltage) characteristics, preferably making use of clever test structures and mathematical manipulations (so-called parameter extraction methods) in order to be able to separate the various, often superimposed, physical effects and their related parameters. Consistent physics-based parameter extraction methods that provide for a given process accurate geometry-scalable and statistical device models not only represent a key enabler to first-pass design success but also yield important information for process development. One objective of DOTSEVEN was the development of
improved or even new parameter extraction methods and to provide a unified set of test structures.

3.1 Introduction

The predicted THz performance of SiGeC HBTs along with their integration with digital CMOS technologies for serving HF applications [Sch11a, Sch11b, Sch16a]. These predictions and the rising demand for mm- and sub-mm-wave\(^1\) applications have motivated the development of improved SiGeC process technologies, leading to the most recent results [Hei16] of \((f_T, f_{\text{max}}) = (505, 720)\) GHz fabricated with a 130 nm lithography within the DOTSEVEN project.

The large variety of HF applications requires a versatile and accurate representation of such process technologies within the design kits in order to enable circuit optimization and exploiting the performance limits of the technology. Thus, an important focus of DOTSEVEN was the development of suitable simulation and modeling tools as well as the verification of the new models [Sch16c]. The corresponding effort on compact modeling of high-speed SiGeC HBTs and the associated experimental results are presented in this chapter.

Compact models – which are also sometimes called electrical models or SPICE models – were introduced in the 1970s as a constitutive and inseparable part of simulators for electronic circuits. Based on a set of parameterized analytical equations, CMs are meant to provide a suitable representation of the electrical characteristics of electronic devices under given bias, frequency, and temperature conditions. The large variety of applications in the Si industry has led to a strong preference for physics-based CMs, in which (i) the formulations for current and charge are derived as simplified solutions of fundamental equations for carrier transport and electrostatics, (ii) most of the parameters retain a physical meaning, and (iii) the equivalent circuit corresponds to the physical structure of the device. Such physics-based models enable not only device sizing-based circuit optimization but also efficient modeling of statistical process variations and process debugging.

The determination of the model parameters from device measurements, typically called parameter extraction, includes the specification of measurement conditions and the mathematical procedure for data manipulation for obtaining the desired parameter values. This task is sometimes, especially in

\(^1\)In this chapter, the designation HF will be used for all these frequency ranges.
the III–V community, called model extraction. This incorrectly implies the “construction” of the CM, which is actually not included. Similarly, often just the term *model* is used referring to both the CM (formulation) and its associated parameter set. Since for the vast majority of application cases the CM is given, the usually tedious and lengthy task of its development should be distinguished from the task of extracting its parameters.

While CMs are developed independently of circuit simulators, the availability of high-level description languages (such as Verilog-A, cf. e.g., [Muk16]) and associated model compilers has significantly sped up not only the model implementation but also its release for all commercial simulators in the form of a single (reference) model code.

The various tasks mentioned above eventually lead to a working CM. When evaluating its accuracy, different aspects come into play, which are sometimes a source of confusion. The necessary conditions for obtaining an accurate CM are listed below:

1. The intrinsic ability of a CM to describe a device, i.e., the versatility and accuracy of its constitutive equations and its equivalent circuit.
2. The model coding by its developers (e.g., in Verilog-A), e.g., correctly modeling capacitances by their respective charges, following from the integration of the capacitance between equilibrium and the controlling voltage(s).
3. A correct model implementation by the EDA vendors in their circuit simulator. Even when using appropriate tools, like model compilers, this step induces many non-trivial optimizations and customizations, which can be a source of error.
4. The accuracy of the model parameters, i.e., how accurate the individual electrical characteristics of the model agree with those of the measured device to be represented.

Only meeting all of the above criteria with sufficient quality will provide the desired CM accuracy for a given technology or process. No matter how accurate and versatile the CM itself may be, poorly determined parameters will ruin the effort spent not only on its development but also for process development and circuit design.

Compact modeling of high-speed SiGeC HBTs within DOTSEVEN addressed two main aspects. First, libraries with geometry scalable model parameters for the HBTs fabricated in the project were provided, enabling the design of mm-wave circuit building blocks and demonstrators. Second, CMs in combination with TCAD were employed for analyzing the process in terms of causes of performance reduction by separating 3D parasitic
effects from 1D transport effects in the intrinsic device structure [Kor15]. The compact HBT modeling in the project was based on HICUM Level 2 (L2), which has been a CMC supported standard since 2004. Compared to other existing CMs, HICUM/L2 has been continuously developed for HF/high-speed HBT technologies and applications and offers various HF-specific features as well as high accuracy up to higher frequencies and over a wider bias range. This chapter highlights recent model extensions that are relevant for DOTSEVEN-like technologies. Furthermore, important steps during parameter extraction are presented with an emphasis on the model extensions and physics-based geometry scaling. In addition, most recent evaluations of methods for determining the series resistances are briefly discussed.

Section 3.7 gives an overview about publications showing comparisons of DC, AC and non-linear large-signal characteristics with experimental data.

### 3.2 Overview of HICUM Level 2

A detailed derivation of the formulations of HICUM/L2 can be found in [Sch10] and is beyond the scope of this book. Below, just a brief overview of the model components is given to provide a reference for further discussions.

The equivalent circuit of HICUM/L2 is displayed in Figure 3.1. The intrinsic (1D) transistor behavior is described by the controlled current source for the transfer current $I_T$, that is calculated based on the generalized integral charge-control relation (GICCR, cf. Section 3.3), the dynamic currents resulting from the time-dependent depletion charges ($Q_{jEi}$, $Q_{jCi}$) and diffusion charges ($Q_{dEi}$, $Q_{dCi}$), and diodes for the currents injected into the emitter ($I_{jBEi}$) and collector ($I_{jBCi}$). Collector impact ionization is represented by the current $I_{avl}$. As proved in [Sch16b], the complicated behavior of the (ohmic) intrinsic collector (epi) region can be accurately described within the GICCR framework and does not require a separate element with a typically complicated description as it is the case in some other CMs.

Laterally distributed effects in the internal base region are modeled by the bias-dependent internal base resistance $R_{Bi}$, which takes conductivity modulation and emitter current crowding into account. Dynamic emitter current crowding during small-signal operation is modeled by the parallel capacitance $C_{RBi}$.

The injection across the emitter perimeter junction is represented by $Q_{jEp}$ and $I_{jBEP}$. The current source $I_{BET(i,p)}$ models band-to-band (BTB) tunneling and can be connected either to the internal (B’) or to the perimeter (B*) base node, depending on the transistor architecture.
3.2 Overview of HICUM Level 2

Figure 3.1 Equivalent circuit of HICUM/L2 including the adjunct networks for modeling electro-thermal effects and NQS effects. Not shown are the networks for modeling correlated noise [Her12, Sak15, Sch10]. The dash-dotted line defines the intrinsic (1D) transistor representation and the dashed line defines the internal transistor.

The external BC region is modeled by the junction current $I_{jBCx}$ and the dynamic currents through the time-dependent charges $Q_{jCx'}$ and $Q_{jCx''}$. The latter include the depletion charge in the external base as well as the oxide capacitance of the shallow trench and contact region related parasitic capacitance between the base and the collector. The charges are split across the external base resistance to account for distributed lateral effects at high frequencies. The emitter contact and poly-silicon resistance are represented by $R_E$, while the external collector resistance $R_{Cx}$ includes the collector contact, sinker, and buried layer contributions. The capacitances $C_{BE,par1}$ and $C_{BE,par2}$ include the BE spacer and parasitic poly-silicon contact region related capacitances between the base and the emitter.

The substrate transistor is modeled with simple expressions for the transfer current source $I_{Ts}$ and the respective back-injection current $I_{jSC}$. The SC depletion charge is modeled by $Q_{jS}$, and a simple bias-independent storage time is used for describing the diffusion charge $Q_{dS}$. 
Substrate coupling effects are described by a simple first-order frequency dependence with $R_{Su}$ representing the finite resistance of the path between sub-collector and substrate contact and $C_{Su}$ caused by the permittivity of the bulk substrate. An improvement of this simple equivalent circuit is presented in Section 3.5. Note that, based on the final circuit layout, any elaborate equivalent circuit can be connected to the substrate node.

Electro-thermal effects are taken into account by a simple first-order low-pass network consisting of the thermal resistance $R_{th}$ and thermal capacitance $C_{th}$. The externally available temperature node allows the connection of both higher order and thermal coupling networks if required by the application [Leh14].

The extraordinary performance of SiGeC HBTs in DOTSEVEN has been achieved with changes in the transistor architecture. Changes in lateral directions result in a modification of both geometry scaling laws and the equivalent circuit. The most relevant aspects here will be discussed in Sections 3.5 and 3.6.3. Structural changes in the vertical direction impact the intrinsic transistor behavior. They have been accounted for in the formulations for the transfer current and stored charge, which will be discussed in the next two chapters. In versions of HICUM/L2 previous to 2.3, those effects were not considered explicitly, which led to increased effort for parameter extraction using conventional methods, potentially yielding non-physical model parameters.

### 3.3 Modeling of the Quasi-Static Transfer Current

#### 3.3.1 Basics of the GICCR

As shown in [Sch10, Sch16b], the GICCR can be derived as closed-form solution from integrating the 3D drift-diffusion transport equation. This section summarizes the relevant features of the GICCR by focusing on just the vertical (1D) npn transistor structure. In this case, the 1D GICCR master equation reads

$$I_T = \frac{(qA_E)^2 V_{TBn} n_i B^2}{Q_{ph}} \left[ \exp \left( \frac{V_{BE'}}{V_T} \right) - \exp \left( \frac{V_{BC'}}{V_T} \right) \right] = I_{TF} - I_{TR},$$

(3.1)

with the elementary charge $q$, the emitter area $A_E$, the thermal voltage $V_T$, the electron mobility $\mu_n$, the intrinsic carrier density $n_i$, and the voltages between the terminals of the 1D transistor $V_{BE'}$ and $V_{BC'}$. The denominator results
3.3 Modeling of the Quasi-Static Transfer Current

\[ Q_{\text{ph}} = A_E q \int_{x'_E}^{x'_C} h(x)p(x)dx \]  

(3.2)

from integrating the transport equation from the mono- to poly-silicon emitter interface, which defines the 1D emitter contact \(x'_E\), to the peak of the buried layer, which defines the 1D collector contact \(x'_C\). \(Q_{\text{ph}}\) is a weighted hole charge, with \(p\) being the hole carrier density and the weight function \(h(x)\)

\[ h(x) = h_g(x)h_J(x)h_v(x). \]  

(3.3)

Its first component,

\[ h_g(x) = \frac{\mu_B n_i^2}{\mu_n(x)n_i^2(x)}, \]  

(3.4)

accounts for all effects related to the field-dependent electron mobility and the spatially varying bandgap. The normalization factor \(\mu_B n_i^2 \mu_n\) is taken as average value over the neutral base. The second component,

\[ h_J(x) = -\frac{A_E J_n(x)}{I_T}, \]  

(3.5)

is, in the 1D case, related to volume recombination, while in the 3D case it also accounts for the lateral spreading of electron current density, typically in the collector. The third term

\[ h_v(x) = \exp \left( \frac{V_{B'E'} - \varphi_p(x)}{V_T} \right), \]  

(3.6)

takes into account the spatial variation of the hole Fermi-potential \(\varphi_p\) w.r.t. the chosen controlling (node) voltage. The deviation is expected to be negligible across the vertical neutral base region, but can become significant in the 3D case for emitter current crowding.

The spatial dependence of the components (3.4) and (3.5) in Figure 3.2(a) shows that \(h_J\) and \(h_v\) are close to 1 in those regions where the hole density matters.

In contrast, the weight function \(h_g\) shown in Figure 3.2(b) follows mostly the spatial dependence of the bandgap, except for the BC depletion region, where both mobility and hole density are much lower than in the other transistor regions. As a consequence, for the \(i_T\) formulation of the intrinsic transistor only the impact of \(h_g\) and, in particular, of the bandgap needs to be taken into account. The influence of \(h_J\) and \(h_v\) can be included in the
3D formulation through the weighted charge formulation (collector current spreading) and the internal base resistance (emitter current crowding).

For compact modeling, it is useful to split $Q_{ph}$ into several components according to the device structure and transistor operation principle. The most suitable split leads to the sum of a zero-bias hole charge $Q_{p0}$ and an excess charge $\Delta Q_{ph}$ given by the change $\Delta p$ of the hole density with non-zero bias:

$$\Delta Q_{ph} = q \int_{x_{E'}}^{x_{C'}} h(x) \Delta p(x) dx = h_{jEi} Q_{jEi} + h_{jCi} Q_{jCi} + Q_{fh}. \quad (3.7)$$

Here, $Q_{jEi}$ and $Q_{jEi}$ are the physical depletion charges of both junctions with the corresponding weight factors $h_{jEi}$ and $h_{jCi}$, and $Q_{fh}$ is the weighted mobile charge in the transistor. The normalization factor $\mu n_B n_{iB}^2$ in $h_g$ and (3.1) is chosen such that the weight factor for $Q_{p0}$ becomes 1. The other weight factors in (3.7) are defined as average values in the corresponding transistor region $k$:

$$h_k = \frac{\int_k h(x) \Delta p(x) dx}{\int_k \Delta p(x) dx} = \frac{q \int_k h(x) \Delta p(x) dx}{Q_k}. \quad (3.8)$$

The weighted mobile hole charge in (3.7) is further divided according to the different transistor regions:

$$Q_{fh} = h_{f0} I_{Tf} + h_{fE} \Delta Q_{fE} + \Delta Q_{fB} + h_{fC} Q_{fC} + \tau_r I_{Tr}. \quad (3.9)$$

Here, $I_{Tf}$ and $I_{Tr}$ are the forward and reverse transfer currents, respectively, as defined in (3.1), with $\tau_{f0}$ and $\tau_r$ being the corresponding (low current)
transit times. $\Delta Q_{\text{fE}}, \Delta Q_{\text{fB}},$ and $Q_{\text{fC}}$ are the physically stored excess charges in the emitter, base and collector regions at medium and high current densities at forward operation, while $h_{\text{fE}}$, $h_{\text{fB}}$, and $h_{\text{fC}}$ are the corresponding weight factors according to (3.8). The weight factor for the base charge is left close to 1 since the value of $h_g$ is close to 1 (cf. Figure 3.2(b)) due to the choice of $\mu_{\text{nB}} n_{\text{iB}}^2$. To keep the model simple. Also no dedicated weight factor is used for the reverse charge. Note that although $Q_{\text{ph}}$ is related to the actual hole charge, it does not have a physical representation by itself in the transistor. Thus, in contrast to the actual charge, it cannot be measured directly.

In summary, the GICCR in the form of (3.1) represents a physically consistent closed-form description for the transfer current of HBTs, which also provides clear guidance on how additional effects need to be included. The following sections describe the extensions of the GICCR presented above with respect to the advanced SiGeC HBT technology developed in DOTSEVEN and related projects (DOTFIVE, RF2THz).

### 3.3.2 SiGe HBT Extensions

Within DOTFIVE and DOTSEVEN very different approaches toward SiGe HBT technology development were taken. When investigating the fabricated HBTs, significant differences in the ideality of the transfer current characteristic and in the current density dependence of the corresponding transconductance had been observed. An example of this behavior is shown in Figure 3.3(a). The observed differences were eventually traced back to different Ge profiles in these technologies, in particular within the BE

![Figure 3.3](image)

**Figure 3.3** (a) Transfer current for transistors with different Ge profiles in the base. (b) Transfer current normalized to their ideal formulation for the same transistors as in (a) at room temperature and $V_{\text{BC}^*} = 0$ V.
SiGe HBT Compact Modeling

space-charge region (SCR), cf. [Paw14a]. While spatially constant Ge profiles show the expected almost ideal behavior, grading the Ge already within the BE SCR led to a significant deterioration in ideality and the transconductance already at medium collector current densities.

Normalizing the transfer current to its ideal form, \( I_s \exp(\frac{V_{BE}}{V_T}) \), magnifies the above mentioned non-ideality as shown in Figure 3.3(b). This increase in non-ideality was first noted in [Cra93] and later modeled in [Paa01] by modifying the Gummel number. In this section, the origin of the effect will be briefly reviewed and then its incorporation into the transfer current expression by applying the GICCR will be demonstrated.

A graded Ge profile leads to a spatially dependent bandgap in the base region which in turn leads to a spatially dependent intrinsic carrier density

\[
n_i(x) = n_{i0} \exp\left(\frac{\Delta V_g(x)}{2V_T}\right)
\]

(3.10)

with \( n_{i0} \) representing pure Si and \( \Delta V_g(>0) \) as the bandgap reduction due to the Ge mole fraction. Since the bandgap decreased with increasing Ge content, the intrinsic carrier density increases with \( x \).

According to the classical theory for bipolar transistors, the electron density \( n_e \) injected at the beginning \( x_e \) of the neutral base (cf. Figure 3.4) is given by:

\[
n_e = \frac{n_i^2(x_e)}{N_B} \exp\left(\frac{V_{BE'}}{V_T}\right).
\]

(3.11)

With increasing forward voltage \( V_{BE'} \) across the BE SCR, \( x_e \) moves towards the junction and thus smaller values of \( n_i \). This in turn reduces the injected electron density compared to the ideal case of a spatially independent \( n_i \) and leads to the non-ideality observed in Figure 3.4.²

The varying \( n_i \) enters the GICCR via the weight function (3.4), which needs to be inserted into (3.7) in order to calculate the weight factor \( h_{jEi} \) for \( Q_{jEi} \). In the following derivation, a spatially constant base doping profile is assumed for \( x_{jE} < x \leq x_{e0} \). Also, for simplifying the expressions, a coordinate transformation is applied such that \( x_{jE} \) is chosen as new reference:

\[
x' = x - x_{jE}.
\]

(3.12)

²Note that from Figure 3.4 the depletion charge follows as \( Q_{jEi} = qN_B(x_{e0} - x_e) \).
Assuming a fully depleted SCR, i.e., \( p = 0 \) for \( x_{jE} \leq x < x_e \), and \( p = N_B \) in \( x_e \leq x < x_{e0} \), the weight factor is given by:

\[
 h_{jEi} = \frac{\int_{x'_{e0}}^{x_e} h(x') \Delta p(x') dx'}{\int_{x'_{e0}}^{x_e} \Delta p(x') dx'} = \frac{N_B \int_{x'_{e0}}^{x_e} h(x') dx'}{N_B (x_e - x_{e0})} = \frac{\int_{x'_{e0}}^{x_e} h(x') dx'}{x_e - x_{e0}}. \tag{3.13}
\]

Inserting (3.4) with (3.10) and assuming a spatially independent electron mobility yields:

\[
 h_{jEi} = \frac{\mu_n n_i \int_{x_{e0}}^{x_e} \exp \left( -\frac{\Delta V_g(x)}{V_T} \right) dx}{\mu_n n_i [x_e - x_{e0}]} = \frac{c_{hBE} \int_{x'_{e0}}^{x'_e} \exp \left( -\frac{\Delta V_g(x)}{V_T} \right) dx}{x'_e - x'_{e0}} \tag{3.14}
\]

with \( n_{i,jE} = n_i(x_{jE}) \). The spatially linear bandgap variation is given by:

\[
 \Delta V_g(x) = \frac{\Delta V_{g,\text{max}}}{V_{T,\text{max}}} x' = \frac{x'}{a_{ni}}, \tag{3.15}
\]
with the maximum bandgap change $\Delta V_{g,max}$ and the location of this maximum, $x'_{Vg,max}$. Inserting this into (3.14) leads to

$$h_{jEi} = -a_{ni} c_{hBE} \left( \exp \left( -\frac{x'_{e0}}{a_{ni}} \right) - \exp \left( -\frac{x'_{e0}}{a_{ni}} \right) \right). \quad (3.16)$$

Following classical theory, the width of the SCR is

$$x'_{e} = x'_{e0} \sqrt{1 - \frac{V'_{BE'}}{V'_{DEi}}}, \quad (3.17)$$

which finally leads to

$$h_{jEi} = c_{hBE} \exp \left( - \frac{x'_{e0}}{a_{ni}} \right) \frac{\exp \left( \frac{x'_{e0}}{a_{ni}} \left( 1 - \sqrt{1 - \frac{V'_{BE'}}{V'_{DEi}}} \right) \right) - 1}{\frac{x'_{e0}}{a_{ni}} \left( 1 - \sqrt{1 - \frac{V'_{BE'}}{V'_{DEi}}} \right)}. \quad (3.18)$$

A similar expression can also be obtained for an exponential dependence of the base doping profile within $x'_{CE} \leq x < x'_{e0}$. Replacing the square root by the grading coefficient $z_{Ei}$, which allows to capture realistic base doping profile shapes, yields the final model equation

$$h_{jEi} = h_{jEi0} \exp \left( \frac{a_{hjiEi} \left( 1 - \left( -1 \frac{V'_{BE'}}{V'_{DEi}} \right)^{z_{Ei}} \right) - 1}{a_{hjiEi} \left( 1 - \left( -1 \frac{V'_{BE'}}{V'_{DEi}} \right)^{z_{Ei}} \right)} \right). \quad (3.19)$$

where various quantities in (3.18) have been merged into the model parameters $a_{hjiEi} = x'_{e0}/a_{ni}$ and $h_{jEi0} = c_{hBE} \exp(-a_{hjiEi})$.

The application of the model is shown in Figure 3.5 for transistors with different Ge shapes. A weaker grading means a smaller value of $\Delta V_{g,max}$ in (3.15) leading to a smaller increase of the weight factor. For all cases, the model equation yields very accurate results. For the box profile, no grading is present, leading to $a_{hjiEi} = 0$. In the model, a series expansion of (3.19) is used for small $a_{hjiEi}$, which leads to $h_{jEi} = h_{jEi0}$ for $a_{hjiEi} = 0$. Furthermore, the singularities at $V'_{BE'} = 0$ V and at $V'_{BE'} = V'_{DEi}$ are avoided in the model formulation.

For a Ge profile increase throughout the entire base region, i.e., including the base portion of the BC SCR, also the weight factor $h_{jCi}$ becomes bias dependent but decreases with increasing voltage $V'_{BC'}$. The behavior of $h_{jCi}$
Figure 3.5  Application of the model Equation (3.19) for the weight factor obtained from transistors with different shapes of the Ge profile [Paw15a].

can be described by a similar function as (3.19) and its own set of parameters. The value of $h_{j_{Ci}}$ decreases with the slope of the Ge grading, which results in a reduction of the Early effect. A simple physics-based explanation for this is that the Ge grading causes a strong aiding drift field $E_{nx}$ across the base region. Once the injected electron current density $J_n$ is dominated by drift, the position of the BC SCR boundary $x_c$ at the end of the neutral base has only a weak impact on the value of $J_n$. In other words, in a box Ge profile (i.e., $E_{nx} \approx 0$) $J_n$ is driven the diffusion gradient of the injected carriers. This is visualized in Figure 3.6 by the curve $\zeta \approx 0$, where

$$\zeta = -\frac{E_{nx}}{V_T/w_B} \quad (3.20)$$

represents the field factor and the normalization factor $V_T/w_B$ corresponds to the equivalent field of a pure diffusion current. For a high field, the carrier gradient disappears as shown in Figure 3.6 for different values of $\zeta > 0$. Hence, moving the location of $x_c$ does not change $J_n$ anymore, thus resulting in the observed larger Early voltage for graded base HBTs. Since the bias dependence of the corresponding weight factor $h_{j_{C1}}$ is very small, no dedicated model equation for $h_{j_{C1}(V_{B''C'})}$ is included in HICUM/L2.

Except for the non-idealities in the transfer current at low injection that were explained before, also the increasing non-linearity of SiGe HBTs with graded Ge compared to transistors with a box Ge profile can be seen even before the onset of high-current effects. An explanation for this phenomenon
Spatial dependence of the electron density normalized to $n_e$ from (3.11) in the neutral base, marked by the vertical dashed lines, for different values of the field factor $\zeta$. The $x$-axis is normalized to the metallurgical base width $w_{Bm}$ with the BE junction located at $x = 0$.

The reason for the increased non-ideality is also indicated by the voltage drop from the internal emitter contact $E'$ at $x = 0$ to $x = x_e$. The voltage drop is given in Figure 3.7 for transistors with different Ge profiles. The corresponding hole densities are given in Figure 3.8(a). It can be seen that although the voltage drop in the emitter is the same for all transistors up to medium current densities, the voltage drop in the BE SCR for a given current density is significantly larger for the transistor with the graded Germanium profile. This is caused by the neutral charge in the SCR. As shown in Figure 3.8(b), for a given collector current density this charge is visibly smaller for the graded Ge compared to the box Ge. Since however the current density is defined by the electron density and the gradient of the quasi-Fermi potential, the reduced carrier density can only be compensated for by an increased voltage drop for maintaining the current density.

For modeling though, only the potential at the $E'$ is known but the voltage drop not calculated explicitly. However, it was shown in, e.g., [Paw15a, Fri02] that a voltage drop in the internal transistor can be directly expressed by the weight function in the GICCR. The resulting weight factors for the mobile charge in the emitter,
3.3 Modeling of the Quasi-Static Transfer Current

Figure 3.7  (a) Determination of the voltage drop in the neutral emitter ($\Delta V_E$) and in the BE SCR ($\Delta V_{BE}$) from the quasi-fermi potential of the electrons for transistors with different Ge profiles in the base. The dashed lines show the begin and end of the BE SCR. (b) Current dependence of the voltage drops; $\Delta V_{BE}$ is shown for bias points only up to the beginning of high-current effects [Paw15a].

Figure 3.8  (a) Spatial dependence of the hole density for transistors with different Ge profiles. The Ge content is given by the dotted lines for the box (left) and the graded (right) profile. The vertical dashed lines are the same as in Figure 3.7(b) Minority charge as a function of collector current density in the BE SCR for transistors with different Ge profile [Paw15a].

\[
h_{FE} = \frac{\mu_{nB} n_{iB}^2}{\mu_{nE} n_{iE}^2}, \tag{3.21}
\]

and in the BE SCR,

\[
h_{mBE} = \frac{\mu_{nB} n_{iB}^2}{\mu_{nBE} n_{iE}^2}, \tag{3.22}
\]

\[
h_{FE} = \frac{\mu_{nB} n_{iB}^2}{\mu_{nE} n_{iE}^2}, \tag{3.21}
\]

and in the BE SCR,

\[
h_{mBE} = \frac{\mu_{nB} n_{iB}^2}{\mu_{nBE} n_{iE}^2}, \tag{3.22}
\]
respectively, show just a weak current dependence (see Figure 3.9). While $h_{\text{IE},1}$ equals 1 for BJTs, it is much larger than 1 for HBTs due to the reduced band-gap in the base of the latter compared to that in the Si emitter, i.e., $n_{iB,\text{SiGe}} \gg n_{iB,\text{Si}}$, but $n_{iE,\text{SiGe}} = n_{iE,\text{Si}}$.

The weight factor $h_{\text{mBE}}$ is larger than 1 even for the BJT and box Ge profile due to the bandgap variation across the BE SCR caused by the doping profile (i.e., the bandgap narrowing effect). A Ge grading across the BE SCR can increase the value of $h_{\text{mBE}}$ significantly as shown in Figure 3.9.

The low-current component of the mobile charge, $Q_{\text{fl}} = \tau_{f0} I_{Tf}$, is experimentally characterized by a low-current transit time $\tau_{f0}$, which is difficult to partition into its components from the different spatial transistor regions. Therefore, in HICUM/L2 the mobile charges in emitter, base, and BC SCR are merged into the low-current minority charge $Q_{\text{fl}}$ [cf. (3.9)]. For describing the transfer current, a weighted charge $h_{f0} Q_{\text{fl}}$ has to be inserted according to (3.9). For advanced SiGe HBTs, a weight factor $h_{f0} > 1$ turned out to be necessary for modeling the transfer characteristics at medium injection levels while maintaining a physics-based value of $Q_{p0}$.

Two components of $Q_{\text{fl}}$, the one related to the neutral base and to the BC SCR exhibit a dependence on $V_{B'C'}$. In addition, the Ge grading also causes the weight factor of the neutral base charge to be $V_{B'C'}$-dependent. Since the $V_{B'C'}$ dependence is a strong function of the actual transistor design, i.e., the doping concentrations in the base and collector, only a very general model equation according to

$$h_{f0} = h_{f00}(1 + a_{h0,c} V_{B'C'})$$

(3.23)
is employed. The bias dependence of $h_{f0}$ based on 1D device simulations is given in Figure 3.10. The extracted values from measured transistors are shown later in Figure 3.28.

The weight factors $h_{fE}$ and $h_{fC}$ for the high-current components $\Delta Q_{fE}$ and $Q_{fC}$ in (3.9) were already available in HICUM/L2 prior to version 2.3. For the emitter, (3.21) is applied with a bias-independent value according to Figure 3.9. The weight factor for the collector,

$$h_{fC} = \frac{\mu_{nB}n_{1B}^2}{\mu_{nC}n_{1C}^2} \quad (3.24)$$

is only relevant at high injection since under forward operation the hole carrier density and related charge in the collector are negligible at low and medium injection.

### 3.3.3 Temperature Dependence

As outlined in the introduction of this chapter, the transfer current exhibits unique temperature effects for graded Germanium transistors compared to box transistors (or BJTs). In addition to the temperature dependence of the charge components, the weight factors play a significant role for correctly describing the temperature dependence of the transfer current. The temperature dependence of the weight factors can be derived systematically from (3.4) and is mostly related to the ratio of the intrinsic carrier densities in
the particular transistor region $k$ via the region-specific bandgap. The general equation for the weight function temperature dependence therefore reads

$$\frac{h_k(T)}{h_k(T_0)} = \frac{\mu_{nB}(T)n_{iB}^2(T)}{\mu_{nk}(T_0)n_{ik}^2(T_0)} \frac{\mu_{nk}(T_0)n_{ik}^2(T_0)}{\mu_{nB}(T_0)n_{iB}^2(T_0)} \approx \frac{n_{iB}^2(T)}{n_{iB}^2(T_0)} \frac{n_{ik}^2(T_0)}{n_{ik}^2(T)} \exp\left[\frac{V_{gk0}}{V_T} - \frac{V_{gk0}}{V_T}\left(\frac{T}{T_0} - 1\right)\right], \quad (3.25)$$

neglecting the temperature dependence of the mobility. Assuming a linear temperature dependence of the spatially averaged bandgap voltage $V_{gk}$ in a particular transistor region $k$ yields for the corresponding ratio

$$\frac{n_{iB}^2(T)}{n_{iB}^2(T_0)} = \left(\frac{T}{T_0}\right)^3 \exp\left[\frac{V_{gk0}}{V_T} - 1\right] \exp\left[\frac{V_{gk0}}{V_T}\left(\frac{T}{T_0} - 1\right)\right] \quad (3.26)$$

with $V_{gk0}$ as the toward $T = 0$ extrapolated bandgap voltage. This gives for the corresponding weight factor

$$\frac{h_k(T)}{h_k(T_0)} = \exp\left(\frac{V_{gB0} - V_{gk0}}{V_T}\left(\frac{T}{T_0} - 1\right)\right) \quad (3.27)$$

Therefore, if the bandgap of region $k$ is larger than that of the base region, the value of $h_k$ will decrease with increasing temperature. Except for $h_{jCi}$, this is indeed the case for all weight factors in HBTs with a graded Ge profile across the entire base.

Following from (3.27), for $h_{jEi}$ the temperature dependence of $h_{jEi0}$ is given by the term

$$h_{jEi0}(T) = h_{jEi0}(T_0) \exp\left(\frac{\Delta V_{gBE}}{V_T}\left(\frac{T}{T_0} - 1\right)\right) \exp\left(a_{hjEi}(T_0) - a_{hjEi}(T)\right) \quad (3.28)$$

which has been changed into the more flexible model expression

$$h_{jEi0}(T) = h_{jEi0}(T_0) \exp\left(\frac{\Delta V_{gBE}}{V_T}\left[\left(\frac{T}{T_0}\right)^{\zeta_{VgBE}} - 1\right]\right), \quad (3.29)$$

with

$$\Delta V_{gBE} = V_{gB0} - V_{gE0} < 0 \quad (3.30)$$

and the exponent coefficient $\zeta_{VgBE}$ as model parameters. In addition to $h_{jEi0}$, the parameter $a_{hjEi}$ is also temperature dependent due to $x_{e0}(T)$ and $V_T$ in
(3.18) and (3.15). The former can be directly expressed by the corresponding depletion capacitance $C_{jEi0}(T)$, the latter directly by $T$, yielding

$$a_{hjEi}(T) = a_{hjEi}(T_0) \frac{T}{C_{jEi0}(T)} = a_{hjEi}(T_0) \frac{T}{T_0}$$

where introducing the exponent coefficient $\zeta_{hjEi}$ as model parameter provides more flexibility.

Since a large portion of $h_{f0}$ is related to $h_{mBE}$ which itself depends on $V_{gjE0}$ as well, a similar temperature dependence for $h_{f0}$ is derived reading

$$h_{f0}(T) = h_{f0}(T_0) \exp \left( \frac{\Delta V_{gBE} - V_{g(E,C)0}}{V_T} \left( \frac{T}{T_0} - 1 \right) \right)$$

The aforementioned model equations are compared with device simulation results in Figure 3.11, showing both the expected decrease of the weight factors and sufficiently high accuracy.

The temperature dependence of the high-current weight factors follows directly from (3.23) and (3.21).

$$h_{l(E,C)}(T) = h_{l(E,C)}(T_0) \exp \left[ \frac{V_{gBE} - V_{g(E,C)0}}{V_T} \left( \frac{T}{T_0} - 1 \right) \right]$$

Figure 3.12 shows the corresponding comparison with device simulation results.

![Figure 3.11](image)

**Figure 3.11** Application of the model Equations (3.29) and (3.32) to $h_{jEi0}(T)$ and $h_{f0}(T)$ as well as Equation (3.31) to $a_{hjEi}$ obtained from 1D device simulations [Paw15a].
3.4 Charge Storage

3.4.1 Critical Current

Based on the Kirk-effect, the critical current $I_{CK}$ characterizes the onset of high-current effects. It is modeled in HICUM/L2 by the equation

$$I_{CK} = \frac{V_{Ci}}{R_{Ci0}} \left( 1 + \left( \frac{V_{Ci}}{V_{lim}} \right)^{\delta_{ck}} \right)^{1/\delta_{ck}} \left[ 1 + \frac{v + \sqrt{v^2 + a_{ICKpt}}}{2} \right]$$  \hspace{1cm} (3.34)

with $v = (V_{Ci} - V_{lim})/V_{PT}$ as argument,

$$V_{Ci} = V_{C'E'} - V_{C'E's}$$  \hspace{1cm} (3.35)

as effective collector voltage and $V_{C'E's}$ as the internal CE saturation voltage, and $V_{lim}$ corresponding to the electric field separating the ohmic from the saturation region in the velocity versus field relation.

For low values of $V_{Ci}$ the entire epi-collector region becomes neutral at the onset of high current densities. This is represented in (3.34) by the first term, where the $V_{Ci}$-dependent term in the denominator models the field dependent mobility. The low-field mobility has been absorbed in the model parameter $R_{Ci0}$, which resembles the ohmic resistance of the entire epi-collector region with an average doping concentration $N_{Ci}$. The parameter
\( \delta_{ck} \) was set to 2 in versions of HICUM/L2 prior to 2.3, but has recently been introduced as model parameter in order to allow a more flexible voltage-dependent (i.e., collector field) description of \( I_{Ck} \) (e.g., \( \delta_{ck} = 1 \) for pnp transistors).

The last term within the square brackets in (3.34) represents the high-voltage solution which is characterized by the collector punch-through voltage

\[
V_{PT} = \frac{qN_{Ci}}{2e} w_{Ci}^2. \tag{3.36}
\]

While the collector doping has been continuously increasing for high-speed HBTs, the collector width \( w_{Ci} \) has decreased, yielding smaller and smaller values for \( V_{PT} \). Furthermore, \( a_{ICKpt} \) was recently introduced as a model parameter (rather than a fixed parameter) for the hyperbolic smoothing function that connects the low- and high-voltage regions in order to provide a highly accurate modeling of the (quasi-)saturation region in the output characteristics and to avoid possible kinks due to non-physical parameter values [Cel14].

The effect of \( \delta_{ck} \) on the voltage dependence of \( I_{CK} \) is shown in Figure 3.13(a). The lower \( \delta_{ck} \) reduces the slope at lower voltages (i.e., field in the collector), but the asymptotic value for \( I_{CK} \) will be the same at very large voltages since the saturation velocity is not changed by the parameter. Figure 3.13(b) exhibits the impact of \( a_{ICKpt} \). The possible kink in \( I_{CK} \) for too small values of \( a_{ICKpt} \) can be clearly observed.

**Figure 3.13** (a) Impact of \( \delta_{ck} \) on the voltage dependence of \( I_{CK} \). Solid lines show the actual \( I_{CK} \) while dashed lines show the results for the low-voltage portion of [i.e., the first term of (3.34), neglecting punch-through]. (b) Impact of \( a_{ICKpt} \) on \( I_{CK} \) for a very small punch-through voltage.
3.4.2 SiGe Heterojunction Barrier

The changing composition from SiGe back to Si within the BC SCR causes a barrier in the valence band. Due to the very small difference in electron affinity between Si and SiGe (for typical Ge concentrations not exceeding 30%), this barrier is almost completely given by the difference in bandgap between the Ge (peak) location and the pure Si collector region. For low current densities and CE voltages beyond strong saturation, the barrier is typically masked by the electric field in the BC SCR. However, at high current densities the electric field in the BC SCR starts collapsing due to the compensation of $N_{Ci}$ by a high mobile carrier concentration. Since the BC barrier initially prevents holes from being injected into the collector (unlike in a BJT) not only the increase in electron current density with $V_{BE'}$ becomes limited but also a dipole layer starts to form around the barrier [Sch10]. This leads to a shift of the barrier height from the valence band into the conduction band and hole injection from the base into the collector to enable a further increase in current density via additional diffusion. The formation of the barrier is highlighted in Figure 3.14 where also the barrier height in the conduction band, $\Delta V_{C,\text{bar}}$, is defined for the case of high current densities.

Resulting from observing its current dependence, the barrier height in HICUM/L2 is modeled by a simple empirical expression,

$$\Delta V_{C,\text{bar}} = V_{C,\text{bar}} \exp \left(-\frac{2}{i_{\text{bar}} + \sqrt{i_{\text{bar}}^2 + a_{\text{Cbar}}}}\right), \quad (3.37)$$

![Figure 3.14](image-url)  

Figure 3.14  Spatial dependence of the conductance band edge for low and high current densities (solid lines), highlighting the presence of the barrier at high current densities. The dashed line shows the doping profile of the transistor just for reference.
with the normalized current

\[ i_{\text{bar}} = \frac{I_{Tf} - I_{CK}}{I_{C,\text{bar}}} \]  

(3.38)

The model is based on the observation that, independent of the collector voltage, the barrier shows almost the same current dependence starting from an onset current. For the latter, \( I_{CK} \) is used since usually this onset current correlates with the classical Kirk-effect as long as the barrier is located not too far away from the metallurgic junction in the collector. Figure 3.15 shows the current dependence of \( \Delta V_{C,\text{bar}} \) obtained from 1D device simulation in comparison with (3.37) for a wide range of (internal) CE voltages.

The impact of the BC barrier on the mobile charge and associated transit time is split into two distinct components [Sch10]. First, the charge storage contribution in the base region caused by the BC barrier only is calculated by

\[ \Delta Q_{Bf,b} = \tau_{Bfvs} I_{Tf} \left[ \exp \left( \frac{\Delta V_{C,\text{bar}}}{V_T} \right) - 1 \right]. \]  

(3.39)

Second, the classical high-injection charge in the collector and its associated base component (triggered by the collector related high-current effect) [Sch99] is extended by a barrier term,

\[ \Delta Q_{fh,c} = \tau_{hCs} I_{Tf} w^2 \exp \left( \frac{\Delta V_{C,\text{bar}} - V_{C,\text{bar}}}{V_T} \right), \]  

(3.40)

Figure 3.15  Modeling of the current dependence of the heterojunction barrier voltage for different voltages \( V_{C'E'}/V = [0.3; 0.6; 0.9; 1.2; 1.5] \).
Figure 3.16 Transit times of a SiGe HBT showing the BC barrier effect: comparison of Equations (3.39) and (3.40) with results from 1D device simulation for different voltages $V_{C'\gamma'}/V = [0.3; 0.5; 0.8; 1.0; 1.2; 1.5]$.

which causes a delayed nonlinear increase until the barrier is built up in the conduction band. Figure 3.16 shows the corresponding transit times obtained from the charge formulations above as

$$
\tau = \left. \frac{dQ}{dT_f} \right|_{V_{C'\gamma'}}
$$

(3.41)

and compared to 1D device simulation results. The different components according to (3.39) and (3.40) are drawn separately as well as their sum which yields the small-signal transit time seen at the terminal of the 1D transistor.

3.5 Intra-Device Substrate Coupling

At high frequencies, the signal coupling between the collector of a transistor and its surrounding substrate can strongly affect the small-signal behavior, especially the HF output impedance. Different signal paths have to be distinguished. Since the collector (i.e., the buried layer) of a Si-based HBT usually forms a pn junction with the substrate, a signal path to the bulk substrate contacts exists across the area component of the CS junction capacitance $C_{jSa}$ in Figure 3.17. In addition, a signal path through the perimeter junction and shallow or deep trench exists which is represented by $C_{jSp}$, $C_{STI}$, and $C_{DTI}$
3.5 Intra-Device Substrate Coupling

Figure 3.17 Sketch of the cross section for (a) a junction isolated (with partial trench-isolation) and (b) a deep trench isolated collector including all relevant elements of the most simple equivalent circuit for modeling intra-device substrate coupling. Note that for all series resistance a parallel capacitance exists due to the permittivity of the substrate and that due to changes of the substrate-collector SCR all depletion capacitances $C_{jS(a,p)}$ and series resistances $R_{Su,(a,p)}$ are bias dependent [Sch10, Paw15a].

in Figure 3.17. This perimeter path is much shorter than the bulk path if the substrate contact surrounds the transistor and is placed as close as possible to the collector, which is the case for device characterization in test structures. This coupling effect is called intra-device coupling. However, in circuits the situation is quite different since typically the surrounding substrate contact is omitted and the substrate is contacted somewhere on the chip. In this case, not only the transistor output impedance has a different frequency dependence but there is also signal coupling though the substrate directly between transistors. This effect is called inter-device substrate coupling. Both intra- and inter-device coupling are strongly layout dependent.

It is important to understand for both modelers and circuit designers that the CMs delivered in PDKs should be consistent with the p-cells offered to circuit designers. If the p-cells do not contain a surrounding substrate contact (in contrast to the characterization structures), then the PDK model should not include intra-device coupling. In this case, in which the circuit layout is unknown to the modeling engineers, it is the responsibility of the circuit designer to determine the substrate coupling and cross-talk related impedance network for each (critical) transistor!

In this section, the discussion is limited to intra-device coupling with a connected substrate ring. The general impact of the signal coupling on the output conductance $g_o = \Re\{Y_{22}\}$ is visualized in Figure 3.18. It can be seen that, for low and medium current densities, substrate coupling leads to a strong increase of $g_o$ already at lower frequencies. This increase is proportional to the square of the frequency.
Figure 3.18  Impact of intra-device substrate coupling on the dynamic output-conductance given by the real part of $Y_{22}$. Solid lines show the actual values including substrate coupling while the dashed lines show results with an ideally open substrate.

The elements of the equivalent circuit in Figure 3.17 follow directly from the transistor structure. The direct path between the collector and the substrate may be represented either by the CS perimeter depletion capacitance $C_{jSp}$ for the case of pure junction isolation or by a bias-independent (at least to first order) deep trench oxide capacitance $C_{DTI}$ in case of a deep trench isolation. For a combination of a shallow trench and junction isolation, a combination of bias-dependent and -independent capacitances is required. Depending on the spatial distance between the junction and the substrate contact significant series resistances can exist in the various signal paths. For each of the bulk related series resistances a parallel capacitance $C_{Su}$ exists due to the permittivity of the substrate.

All elements given in Figure 3.17 are lumped elements which represent highly distributed effects that depend on the transistor dimensions and the operating frequency. Therefore, even more complicated equivalent circuits than the one in Figure 3.17 may be required to correctly capture the frequency behavior of the output impedance at mm- and sub-mm-wave frequencies. For accurately capturing the impact of intra- and inter-device coupling, the topology of the respective equivalent circuit along with its element values can generally only be obtained from analyzing the actual layout of all components after designing the circuit.
In HICUM/L2 the equivalent circuit shown in Figure 3.19 was chosen which is capable of capturing intra-device substrate coupling as it is encountered during device characterization and model parameter extraction as well as during circuit design if p-cells with surrounding substrate contacts are employed. In Figure 3.19, C and S are the terminal collector and substrate contact, $R_{Cx}$ is the external collector resistance, $C_{jS}$ is the bottom component of the SC depletion capacitance, and $R_{Su}$ and $C_{Su}$ represent the connection through the bottom part of substrate. These elements correspond to $C_{jSa}$ and $R_{Su}$ (in Figure 3.17(b)) or $R_{Su,a}$ (in Figure 3.17(a)), respectively.

The perimeter substrate capacitance $C_{SCp}$ follows from $C_{STI}$ and $C_{jSp}$ where it is important to realize that in case of a combined trench and junction isolation (cf. Figure 3.17(a)) portions of $C_{jSp}$ may be included in $C_{jS}$ depending on the width of the trench oxide and therefore the value of $R_{Su,p}$.

The additional series resistance $R_{cont}$ along the side-wall of the trench-oxide is not included in the CM in order to reduce the node count for low-frequency operation. As demonstrated in Figure 3.19 it can be connected to the substrate terminal of the CM in a subcircuit. Similar to the discussion for $C_{SCp}$, the spatial dimensions and relations between the circuit element values define whether $R_{Su,p}$ (if present) is merged into $R_{cont}$ or $R_{Su}$.

In contrast to $C_{jS}$ which is modeled depending on the internal SC voltage $V_{SC'}$, the bias dependence of $C_{SCp}$ can be activated or deactivated by the user to include the contributions of the perimeter depletion capacitance and the constant trench oxide, respectively.

**Figure 3.19** Substrate coupling equivalent circuit in HICUM/L2.
3.6 SiGe HBT Parameter Extraction

For various reasons, it should not be attempted to determine the parameters of a sophisticated physics-based compact HBT model such as HICUM/L2 from the characteristics of just a single transistor\(^3\). First, the equivalent circuit represents still to some extent the distributed device structure; for instance, there are internal and perimeter related elements. Also, the transfer current results from a well-defined transformation of a two-transistor behavior into a single transistor representation (cf. the effective emitter area section later) and, e.g., the series resistance values are scaled based on sheet or contact resistivities and device dimensions. The information corresponding to those partitionings and transformations can simply not be obtained from measurements on a single device. Second, a one-hat-fits-all single-device geometry is never being used in analog RF circuit design. In fact, exploiting a process technology (and amortizing the cost for its development as rapidly as possible) requires optimizing the circuits by using suitable and typically different transistor sizes and configuration for the different applications even within the circuits. This requires to cover a certain range of device sizes during parameter extraction. Third, utilizing device size adds another independent dimension and set of data points for determining the unknown parameters and increases the chances for obtaining physics-based parameter values. The number of independent data can be increased by adding special test structures to the (test) transistors. Fourth, only a physics-based set of parameters maximizes the use of a physics-based CM by enabling statistical and predictive circuit design and modeling.

An extraction follows a certain procedure that is preferably designed such that as many as possible model parameters are determined independently. The description below will reflect that sequence, starting with an overview of series resistance determination. Then, the methods for those parameters are covered that have been introduced in the extended equations. Finally, an extended concept for geometry-scalable parameter extraction is described.

Compact models are supposed to represent the typical characteristics of a process. For their first delivery along with the process qualification only limited statistics are available which need to be utilized though for selecting a proper die for parameter extraction. Since it is unlikely that all process control monitor values of an available die match all their nominal values from

\(^3\)Reasonable results have been obtained though for at least all parameters related to the internal transistor after careful deembedding of all external elements and heavy utilization of optimization [Ros13].
wafer tests, the extracted model parameters need to be “shifted” properly (e.g., [Sch05]) to the nominal values. This is possible only with a physics-based model or, more precisely, with the associated model parameters having a clear physics-based relation to process parameters.

### 3.6.1 Extraction of Series Resistances

Preferably, a series resistance can be determined from its components as shown in Figure 3.20 for the example of the base region. Each different structural region in the cross section is represented by a resistor element. The value of the latter can always be calculated from a specific resistivity, the length of the region in direction of the current flow \( b \), and its cross-sectional area. Except for contacts, semiconductor layers are typically characterized by the sheet resistance \( r_S \), which eliminates the need for knowing the spatially dependent vertical doping profile and reduces the cross-sectional area to the lateral layout dimension \( l \) perpendicular to the current flow. Contact resistances are calculated either from an area-specific resistivity (in \( \Omega \mu m^2 \)) if the current crosses the contact cross-sectional area vertically or from a length-specific resistivity (in \( \Omega \mu m \)) if the current flows to the side. The contact in Figure 3.20 belongs to the latter category. Thus, the overall external base series resistance of the structure example in Figure 3.20 reads:

\[
R_{Bx} = \frac{\rho_{B,c}}{l_{Bc}} + r_{BS,po} \frac{b_{po}}{l_{B,po}} + r_{BS,pm} \frac{b_{pm}}{l_{B,pm}} + r_{BS,1} \frac{b_1}{l_{E,1}}
\]  

(3.42)

where \( \rho_{B,c} \) is the base contact resistivity, \( r_{BS,ab} \) is the sheet resistance of the region “ab,” and the \( b_{ab} \) and \( l_{ab} \), respectively, are the widths and (effective) lengths of each region.

The form (3.42) allows to calculate the base series resistance for all sizes and even for changes in the dimensions and doping profiles as they occur during fabrication (resulting in process tolerances) and process development. A general and accurate formulation of (3.42) can be found in [Sch08a, Sch10], which is applicable to all common contact configurations and SiGe HBT architectures. Obviously, to employ (3.42) for generating \( R_{Bx} \) for a given HBT device size, the parameters of each component need to be known. The determination of the actual (i.e., not drawn) dimensions can be obtained from TEM and SEM measurements. Once the process is qualified, the relation between each actual and drawn dimension can be established, so that for
model generation the (drawn) layout dimension can be used. The specific contact and sheet resistance can be determined based on very simple (DC) test structures [Sch88, Sch08b] as shown in Figure 3.21 for the example of the contact and poly-on-mono region. Forcing a current from B1 and B3 and measuring the voltage drops between (a) B1 and B3 and (b) B1 and B2 using a Kelvin contact configuration gives two resistance values for the two unknowns $\rho_{B,c}$ and $R_{BS,po}$. Extending the structure to include more base

Figure 3.21  Typical test structure (a.k.a. contact chain) used for determining the specific electrical resistivities of the external base resistance components. B1, B2, B3 designates the contacts.
layers (as in Figure 3.20) allows the successive determination of all other sheet resistances. The principle described above can be applied also to the determination of the components of the external collector resistance.

From transistor theory (e.g., [Pri67, Sch10]), the bias-dependent internal DC base resistance is generally given by

\[ R_{Bi} = r_{SBi} \frac{w_E}{l_E} g_i(b_E, l_E) \psi_{dc}(I_{Bi}, r_{SBi}, b_E, l_E), \tag{3.43} \]

where \( r_{SBi} \) is the sheet resistance of the internal base region (i.e., under the emitter), \( b_E(l_E) \) is the (effective) emitter width (length), \( I_{Bi} \) is the internal base current, \( g_i \) is a geometry factor that takes into account all common emitter shapes [Sch91, Sch92, Sch10], and \( \Psi_{dc} \) is the emitter current crowding function. The latter can be neglected (i.e., \( \Psi_{dc} = 1 \)) for all modern SiGe HBT process technologies. For a given HBT size, only the zero-bias sheet resistance

\[ R_{Bi0} = r_{SBi0} \frac{w_E}{l_E} g_i(w_E, l_E), \tag{3.44} \]

is required as parameter in HICUM. Hence, \( r_{SBi0} \) needs to be extracted from measured data. The test structure of choice here is the transistor tetrode [Sch88, Rei91, Sch07]. The principle method for extracting \( r_{SBi} \) over a wide reverse and forward bias range under simultaneous transistor operation is described in detail in [Rei91]. There have been other proposals on how to utilize the tetrode for determining \( r_{SBi} \) or \( R_B \). Most recently [Sch17], the existing methods have been applied to various advanced process technologies. The corresponding comparison clearly indicates that the method in [Rei91] is the most accurate over the widest bias range (including even high the high-current region).

Furthermore, the extracted bias-dependent sheet resistance of the internal base, \( r_{SBi} \), is utilized to determine the zero-bias hole charge of the transistor \( Q_{p0} \), which is required for the accurate calculation of the transfer current. Due to the Early-effect and injected minority charge, the base sheet resistance

\[ r_{SBi} \cong r_{SBi0} \frac{Q_{p0}}{Q_{p0} + Q_{jEi} + Q_{jCi} + Q_f}, \tag{3.45} \]

is modulated by the voltages of both SCRs through the depletion charges \( Q_{jEi} \) and \( Q_{jCi} \) and the diffusion charge \( Q_f \). Note that above equation is slightly simplified by neglecting the bias dependence of the hole mobility. Figure 3.22. shows the extracted \( r_{SBi} \) curves in the low bias range for two different technologies. In each case, the different bias conditions lead to a
different contribution of the depletion charges in (3.45), while mobile charge is negligible in all cases. The stronger impact of the BE junction charge compared to the BC junction charge is clearly visible by the larger slope for $V_{BC} = 0$ V. Also, for the technology on the r.h.s. a larger impact of the space charges on $Q_{p0}$, can be observed, indicating a lower base doping at a similar width.

While it is possible for BJTs (i.e., bipolar technologies until the early 1990s) to determine the emitter resistance from dedicated test structures, this has become impossible for modern SiGe HBTs. The reason for this is that the by far largest contribution to the emitter resistance still comes from the interface between the poly- and mono-silicon, but that its formation is intrinsically coupled to the emitter (poly-)layer formation; i.e., there is no separate emitter implant anymore. Therefore, the emitter resistance has to be measured directly on a HBT structure (see below). But this should be done on various geometries in order to obtain the simple and usually sufficient scaling equation,

$$R_E = \frac{\rho_{E,C}}{A_{E0}}$$

for a single emitter window. Here, $\rho_{E,C}$ is the poly-to-mono-Si contact resistivity and $A_{E0}$ is area of this interface, which corresponds to the area of the actual emitter window opening.

Some modelers still question the accuracy of transistor theory and prefer to determine series resistances directly from a given HBT structure. Over the past >60 years of bipolar transistor technology development, many different methods were proposed. There often quite different results can become confusing especially for young modeling engineers and the question arises which of these methods work at all and which ones are actually applicable.
to advanced SiGe HBT technologies. To answer these questions, recently several studies on the extraction methods for base, collector and emitter resistance have been completed, in which the various methods were applied to SiGe HBTs with widely varying emitter sizes from six different process technologies, ranging from established production to the most advanced prototyping processes. In all cases, the (absolute) accuracy of each method was assessed by applying it to a complete HICUM/L2 model for the particular process and comparing the obtained resistance with the known one of the model. This approach also allows the investigation and identification of the causes of observed failures. The results are briefly summarized below; for detailed results, the reader is referred to the corresponding references.

In [Kra15], a comprehensive and detailed study of nine widely used methods (and their variants) for extracting the emitter resistance $R_E$ is presented. Using high-performance and high-voltage devices with a wide range of up to 12 emitter sizes, the results of this study are believed to be representative for the actual accuracy and applicability of the various $R_E$ extraction methods. It was found that none of the existing methods works reliably across all process technologies. The most important causes of deviations are the strongly simplified equivalent circuit and the neglect of important physical effects (such as high-injection, CB barrier effect, self-heating) in the derivation of the methods. The two methods working mostly are the ones in [Paw14b, Hue04], but the one in [Paw14b] is based on the occurrence of self-heating. Methods based on fly-back/open-collector and impact-ionization, which increase the risk of device destruction, are not reliable in practice. This also applies to HF small-signal methods, where the impact of $R_E$ is masked by the much higher base resistance. The Ning-Tang method is the least reliable of all methods.

A detailed quantitative analysis of the most widely used methods for determining the base resistance directly from a transistor was performed in [Paw16] for a wide range of emitter geometries. The CM-based assessment clearly revealed that all methods only enable the extraction of the external base resistance, while the determination of the internal (bias dependent) base resistance is either impossible or, at best, limited to just a very narrow bias range, typically at very high injection, and are not very accurate. Small-signal HF methods, when operated at very low $V_{CE}$ values, yield the best results, although still not with reliable accuracy across all technologies. A major cause of the failure or inaccuracy of the DC-based methods is self-heating. Thus, the use of DC operation-based methods cannot be recommended since self-heating will rather increase in future technologies. The application of the extraction methods to experimental data confirmed the large spread in the
$R_{Bx}$ results (for the same transistor structure) that was already observed from the CM. From both experimental and model based data, it was found that although some methods work reasonably well for some process technologies no method yields reliable accuracy for all technologies. Overall, it can be concluded that an accurate determination of both the total base resistance $R_B$ and the external base resistance $R_{Bx}$ from widely used single-transistor-based methods is highly unreliable even if small-signal methods are employed.

Finally, a comprehensive and detailed study of eight widely used methods (and their variants) for extracting the DC collector series resistance was presented in [Paw18]. Again, no method yielded accurate and reliable results across all technologies. But RF methods that rely on just a simple equivalent circuit, some of the substrate transistor-based methods, and the open-emitter method, yield overall the best results. The most important causes of deviations are the neglect or too strong simplification of the description of important physical effects (such as self-heating, high-injection). Note, the none of the methods yields any reasonable result for the bias-dependent internal collector resistance.

The recommendation for all single HBT-based series resistance extraction methods is to apply them to the utilized CM again in order to verify whether the same result is obtained. If not, then the method is unsuitable for the chosen model (equivalent circuit).

### 3.6.2 Extraction of the Transfer Current Parameters

The extraction of the parameters for the transfer current of HICUM/L2 can be applied based on the methods described in [Ber02, Paw11]. The usual method is to consider different operating ranges, where only a single or very few unknown parameters exist. The most convenient way is to start with the low current weight factors $h_{jEi}$ and $h_{jCi}$ for the depletion charges. The extraction of the latter is not discussed here further.

For $V_{BC} = 0$ V and low $V_{BE}$, where the voltage drop across the series resistances is negligible, the DC collector current is expressed by

$$I_C = I_T = \frac{c_{10}}{Q_{p0} + h_{jEi}Q_{jEi}} \exp \left( \frac{V_{BE}}{V_T} \right).$$

(3.47)

The method described in [Ber02] rewrites the above equation as

$$\frac{\exp(V_{BE}/V_T)}{I_T} = \frac{Q_{p0}}{c_{10}} + \frac{h_{jEi}}{c_{10}}Q_{jEi} = f(Q_{jEi}).$$

(3.48)
3.6 SiGe HBT Parameter Extraction

Using the physics-based value for $Q_{p0}$ extracted from tetrodes, the parameters $c_{10}$ and $h_{jEi}$ can be extracted from the slope and intercept of the above function $f(Q_{jEi})$. Results for applying this method to transistors with a graded Ge profile in the base are visualized in Figure 3.23. As can be seen, the data obtained from measurements do not yield a straight line as expected from (3.48) but show a curvature. Depending on this curvature, the extraction may yield a non-physical negative value for the intercept with the y-axis, given by $Q_{p0}/c_{10}$. The curvature is caused by the non-constant $h_{jEi}$ present for transistors with a graded Ge profile. Hence, according to (3.19), the parameter $a_{hjEi}$ enters into (3.48) as an additional unknown. While the method in [Paw11] works reliably for numerical device simulations due to the optimal accuracy of the results (i.e., no impact of measurement noise), results may become unreliable due to small noise in the measurements. The method in [Ste12] is based on a known saturation current and a normalized $h_{jEi}$, which are not so simple to extract without known $a_{hjEi}$.

In this section, an alternative method is presented which is based on [Ste12] without involving the additional unknown. Rather than performing a linear fit, taking the derivative of (3.48) leads to the differential equation

\[ C = f(V_{BE}) + \frac{df(V_{BE})}{dV_{BE}} \frac{Q_{jEi}}{C_{jEi}} \]  

(3.49)

with

\[ f(V_{BE}) = \frac{h_{jEi}(V_{BE})}{c_{10}} \quad \text{and} \quad C = \frac{d\left[\exp\left(\frac{V_{BE}}{V_T}\right)\right]}{dQ_{jEi}}. \]  

(3.50)

\[ \frac{ \exp(V_{BE}/V_T) }{ I_T } \]
This differential equation can be solved numerically, requiring an initial value\( f_1 = f(V_{BE1}) \) with \( V_{BE1} \) being the minimum \( V_{BE} \) with reliable current values. For calculating \( a_{hjEi} \), (3.19) is altered into

\[
f = f_1 \frac{\exp \left( a_{hjEi} \left( \left( 1 - \frac{V_{BE1}}{V_{DEi}} \right) z_{Ei} - \left( 1 - \frac{V_{BE'}}{V_{DEi}} \right) z_{Ei} \right) \right)}{a_{hjEi} \left( \left( 1 - \frac{V_{BE1}}{V_{DEi}} \right) z_{Ei} - \left( 1 - \frac{V_{BE'}}{V_{DEi}} \right) z_{Ei} \right)} - 1,
\]

i.e., shifting the reference from \( V_{BE'} = 0 \), as it is the case in (3.19), to \( V_{BE'} = V_{BE1} \). Note that \( c_{10} \) is a constant value and, therefore, does not change the shape of the resulting curve. Defining \( w = f/f_1 \) according to [Stel2] allows the calculation of \( u \) by

\[
u = -\frac{1}{w} W_{-1} \left\{ -\frac{1}{w} \exp \left( -\frac{1}{w} \right) \right\},
\]

with \( W_{-1} \) being the negative branch on the Lambert-W function, and finally \( a_{hjEi} \) by

\[
a_{hjEi} = \frac{u}{\left( 1 - \frac{V_{BE1}}{V_{DEi}} \right) z_{Ei} - \left( 1 - \frac{V_{BE'}}{V_{DEi}} \right) z_{Ei}},
\]

The form of the extracted curve for \( f \) from (3.49) strongly depends on the chosen initial value \( f_1 \). Therefore, if the shape does not agree with that of the model equation, a non-constant \( a_{hjEi} \) is extracted.

The actual extraction therefore is based on an iterative change of \( f_1 \) until the relative standard deviation of \( a_{hjEi} \) is minimized, i.e., the most constant \( a_{hjEi} \) is obtained. A bi-section method is a reliable choice for the algorithm here. The application is visualized in Figure 3.24. Usually, for too small values of \( f_1 \), a decreasing curve of \( a_{hjEi} \) is obtained while too large values of \( f_1 \) lead to increasing values. The center curve in the plot shows the actual solution of the iteration.

The remaining steps for extracting \( h_{jEi0} \) and \( c_{10} \) follow [Paw11]. Utilizing the extracted \( a_{hjEi} \), (3.48) is altered to

\[
\frac{\exp(V_{BE}/V_T)}{I_T} = f(hQ_{jEi})
\]

with \( h = h_{jEi}/h_{jEi0} \) from (3.19), where \( a_{hjEi} \) is the only parameter entering, which resolves the bending of the extraction curve and leads to the correct signs of the extracted parameters as demonstrated in Figure 3.25.
A linear extrapolation finally allows extracting $c_{10}$ and $h_{jEi0}$ from

$$c_{10} = \frac{Q_{p0}}{y_0} \text{ and } h_{jEi0} = \frac{m}{y_0} Q_{p0}$$

(3.55)

with $m$ being the slope of the straight line and $y_0$ the intercept with the $y$-axis. The extraction is performed at low injection, where series resistances and self-heating have only negligible impact during extraction of $h_{jEi}$.
and \( c_{10} \). Therefore, the values for \( a_{h_{jEi}} \), \( h_{jEi0} \), and \( c_{10} \) are extracted for the given ambient temperature. Results are shown in Figure 3.26.

The extraction of the high-current weight factors is performed by step-wise inclusion of the related diffusion charges from (3.9). For obtaining correct results, the voltage drops across the series resistances as well as the actual device temperature due to self-heating have to be calculated. Starting with the low-current minority charge \( \tau_f 0_{Tf} \), the weight factor is calculated from

\[
 h_{f0} = \frac{c_{10}}{I_T} \exp \left( \frac{V_{B'E'}}{V_T} \right) - (Q_{p0} + h_{jEi}Q_{jEi} + h_{jCi}Q_{jCi}). \tag{3.56}
\]

The application of above equation to data in Figure 3.27 shows a bias dependence of \( h_{f0} \), which has to be obtained at low current densities though, yielding the results shown in Figure 3.27(b). The increase at high current densities in Figure 3.27(a) is caused by the so-far-neglected charge components and does not yield the correct \( h_{f0} \).

The temperature dependence of \( h_{f0} \) in Figure 3.27(b) exhibits visible steps between the values of different temperature ranges. They are caused by the \( V_{BC} \) dependence of \( h_{f0} \). Extracting \( h_{f0} \) for a given ambient temperature yields the results displayed as crosses in Figure 3.28. Since these values are still affected by the self-heating-related temperature increase inside of the device, applying the temperature dependence given in Figure 3.27(b) and correcting only the changes due to self-heating effects yields the results given by circles in Figure 3.28 which still displays a weak bias dependence.
The extraction of $h_{fE}$ follows the same steps by further including $h_{f0} \tau_{f0} I_{Tf}$ into (3.56), thus calculating $h_{fE}$ from

$$h_{fE} = \frac{c_{10}}{I_T} \exp \left( \frac{V_{B'E'}}{V_T} \right) - (Q_{p0} + h_{jEi} Q_{jEi} + h_{jCi} Q_{jCi} + h_{f0} \tau_{f0} I_{Tf}). \quad (3.57)$$

The data in Figure 3.29(a) initially show a strong dependence on $I_T$ and $V_{BC}$, which is caused by self-heating and the temperature dependence of $h_{fE}$. After taking into account the temperature dependence according to
Figure 3.29 (a) Extracted $h_{IE}$ values at room temperature for different $V_{BC}$ as indicated by the arrow. (b) Extracted temperature dependence [Paw15a].

Figure 3.30 (a) Extracted values for $h_{IC}$ at room temperature for different $V_{BC}$ as indicated by the arrow. (b) Extracted temperature dependence [Paw15a].

Figure 3.29(b), the bias dependence of $h_{IE}$ almost vanishes (see solid curves in Figure 3.29(a)).

As the final step, $h_{IC}$ is extracted analogously by also including $h_{IE} \Delta Q_{EF}$ and $\Delta Q_{BF}$ into the calculations. Note that $\Delta Q_{BF}$ is weighted by 1. Also for $h_{IC}$, a strong bias dependence is observed initially, which disappears though after correctly including the effect of self-heating.

### 3.6.3 Physics-Based Parameter Scaling

HICUM/L2 has emerged as one of the industry standard bipolar transistor models and was therefore selected as the backbone of the compact transistor modeling strategy in DOTSEVEN. From its first development on in the
1980s, the model has been formulated with geometry scaling capability in mind since this feature has been crucial to achieve the optimum circuit performance for a given process technology. Geometry scaling is fundamentally based on a physics-based model formulation and parameter extraction strategy. Unlike compact MOSFET models, bipolar transistor models do not include scaling equations in their simulator code for several reasons. First, the large variety of possible contact arrangements and structures makes such equations complicated. Second, the accurate calculation of the impact of some effects, such as the geometry dependence of the substrate and thermal coupling, requires the solution of implicit or even differential equations which are difficult to program in simulator-supported description languages including Verilog-A.

Therefore, the development and implementation of HBT geometry scaling formulations is typically left to the foundry or model user. Due to the physics-based formulation of HICUM/L2, its important model parameters can be expressed readily in terms of transistor geometry. Within DOTSEVEN, significant effort was spent on further improving the model’s geometry-scaling capabilities for most advanced SiGe HBT structures and for developing reliable geometry-scalable parameter extraction methodologies. Besides enabling the selection of the optimal transistor size for any given circuit application, another benefit is the reduction of the so-called “parameter extraction noise.” The latter is a well-known and undesired effect that results in erratic and unpredictable parameter variations with respect to transistor geometry. It occurs when correlated model parameters are extracted on a set of individual transistors by numerical optimization. Geometry-scalable parameter extraction methods have the additional advantage of smoothing random measurement errors and allowing the detection of systematic measurement errors due to, e.g., measurement (equipment) limitations as well as test structure layout and process issues. Finally, scalable models ensure that important model parameters (like the base resistance) behave properly with respect to geometry.

3.6.3.1 Standard geometry scaling equation
The most important concept regarding the scaling equations used in conjunction with HICUM/L2 is probably the concept of an effective (electrical) emitter area. At low current densities, (i.e., for negligible voltage drops across series resistances), the total collector current can be split into an internal and perimeter portion, each related to a specific emitter region (see Figure 3.31).
Figure 3.31  The collector current flow in the emitter can be split into an intrinsic portion related to the emitter area and a portion related to the perimeter only. The right picture shows the spatial distribution of the vertical electron current density. Marked are the actual emitter width $b_{E0}$ as well as the effective emitter width $b_E$, calculated from $b_{E0}$ and $\gamma_C$ (cf. 3.58, 3.60).

Assuming no impact of collector avalanche or tunneling effects, this graphical concept can be expressed mathematically by

$$I_C = I_{CA} A_{E0} + I_{CP} P_{E0}, \quad (3.58)$$

where $A_{E0} = b_{E0} l_{E0}$ is the actual emitter window area and $P_{E0} = 2b_{E0} + 2l_{E0}$ is the actual emitter window perimeter$^4$, both given by the window opening and interface area of the emitter poly-silicon with the mono-silicon region. Furthermore, $I_{CA} A_{E0}$ and $I_{CP} P_{E0}$, respectively, are the collector components resulting from carrier injection across the emitter window area and window perimeter, respectively. Equation (3.58) can be conveniently reformulated as

$$I_C = I_{CA} A_{E0} \left(1 + \frac{I_{CP} P_{E0}}{I_{CA} A_{E0}} \right). \quad (3.59)$$

By introducing the process-specific parameter $\gamma_C$, defined as the ratio of perimeter-specific to area-specific collector current, (3.59) defines the effective electrical emitter area

$$A_E = A_{E0} \left(1 + \gamma_C \frac{P_{E0}}{A_{E0}} \right), \quad (3.60)$$

$^4$Simplified equation neglecting corner contributions and possible corner rounding.
which reduces the two current components of (3.58) to a single component with a clearly defined geometry dependence. Therefore, as can be seen from Figure 3.32, this approach allows to represent the internal and perimeter transistor by a single-transistor model having an effective emitter area $A_E$. This is obviously advantageous over a two-transistor model approach in terms of computational efficiency and parameter extraction effort. This concept can be easily extended to the modeling of other current components as well as to the charges (and capacitances) of a transistor structure.

According to (3.59), plotting $I_C/A_{E0}$ versus $P_{E0}/A_{E0}$ allows to extract the geometry scaling-related parameters $I_{CA}$ and $\gamma_C$ from the y intercept and the slope of the curves. This procedure is also known as the P/A (perimeter over area) approach. The application of this concept to experimental data of a DOTSEVEN process in Figure 3.33 displayed the excellent scalability of the collector current. Notice that the use of data from several structures helps averaging out local process variations as compared to performing the extraction from just a single device.

### 3.6.3.2 Generalized scaling equations

During the various projects (DOTSEVEN, DOTFIVE, RF2THz) deviations from the P/A scaling were observed for some process versions, [Paw13, Paw15b]. It turned out though that such non-standard scaling behavior could be captured by an extension of the standard P/A approach. Figure 3.34 depicts schematically this extension. Again, the goal is to combine the models associated with each lateral region of the transistor into a single model representing a transistor with an effective emitter area $A_E$. The extension relies
Figure 3.33  Experimental data of $I_C/A_{E0}$ versus $P_{E0}/A_{E0}$ for $V_{BE} = 0.45–0.5$ V in steps of 10 mV. $A_{E0}$ and $P_{E0}$, respectively, are the actual emitter window area and perimeter, respectively. The drawn emitter dimensions are $(0.31, 0.35, 0.4, 0.53, 0.7, 1.2, 2.2) \times 10 \mu m^2$. Symbols represent measured data and dashed lines results from linear regression.

on considering the four different components, defined by an injection across the window area, width and length related perimeter junctions, and corner junctions, separately. Obviously, the simple P/A approach in Figure 3.32 is just a special case of this extended generalized linear scaling approach and is obtained when the specific currents related to the width, length, and corner are merged into a single perimeter related specific current.

In order to properly extract the scalable model parameters for the generalized scaling approach, a matrix of test structure is required with the same set of emitter widths for at least two emitter lengths (see Figure 3.35). From the

Figure 3.34  Schematic illustration of the generalized effective emitter area concept.
corresponding measurements, one can obtain a complete set of parameters for each of the different transistors (and associated lateral regions) depicted in Figure 3.34. These parameters then need to be transformed into a set for a single-transistor model. This has been implemented with the help of a Taylor series expansions in the geometry scaling equations for HICUM/L2.

3.7 Compact Model Application to Experimental Data

Within DOTSEVEN and related research projects (such as DOTFIVE, RF2THz), HICUM/L2 model parameters were determined from the electrical characteristics measured for many process runs and technology versions. Since the vast amount of data and comparisons cannot be displayed here due to the lack of space, just an overview is given that is based on selected publications\(^5\) and the complete version of HICUM/L2 with all the previously described extensions.

An overview on the overall parameter extraction approach and employed procedures is given in [Paw11], while [Paw14a] highlights the improvements in modeling the transfer current of SiGe HBTs using the extensions described in Section 3.3 and providing a guideline for extracting the new parameters. Very detailed information on both parameter extraction and model comparisons for different process technologies have been given in [Paw15a][Kra15b][Ros17]; these include a large number of DC, AC and

\(^5\)Note that – in contrast to circuit design – the (successful) results of compact modeling can typically not be published for subsequent (and intermediate) process technology versions with improving electrical performance.
large-signal results for a large variety of transistor structures of the technologies developed in different research projects.

A general overview on the modeling results of DOTSEVEN was given in [Paw15b] focussing on a variety of characteristics and operating conditions. The application of the compact model with a focus on decomposing the impact of different physical effects for guiding process technology development has been given in [Paw13], [Kor15], [Paw17a] and [Paw17b].

High-frequency noise, including the correlation between collector current and stored base charge and its generic implementation in circuit simulators, was discussed in [Her12]. There, the applicability of the noise correlation formulation in HICUM/L2 was verified based on the results of the Boltzmann transport equation for frequencies at least up to 500 GHz. Noise measurements at such frequencies are presently impossible so that experimental verifications have been restricted to 50 GHz so far [Her12], [Sak15b], [Sak15]. Here, the accuracy of the model has allowed the decomposition of the various physical noise mechanisms within the transistor, yielding valuable insights into their magnitude and relative importance.

Applications of the compact model with a focus also on circuit results have been demonstrated in [Ard15][Sch16c][Lia17][Sch18b].

References


References


Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Boston, 38–41.


References


4

(Sub)mm-wave Calibration

M. Spirito¹ and L. Galatro¹,²

¹Electronic Research Laboratory, Delft University of Technology, The Netherlands
²Vertigo Technologies B.V., The Netherlands

4.1 Introduction

High-frequency characterization of active and passive devices is carried out by extracting the scattering parameters of the component (often in a two-port configuration) employing a vector network analyzer (VNA). This class of instruments allows to characterize the response of the device under test (DUT) over a broad frequency range (exceeding 1 THz [Dio17]) at a user-defined reference plane. In order to define such reference planes and remove all the imperfections of the measurement setup (i.e., cable and receiver conversion losses, amplitude and phase tracking errors, and other statistical errors), a calibration procedure [Ryt01] needs to be carried out prior to the measurement. The calibration procedure employs the knowledge of the devices used (i.e., standards) to solve the unknowns representing the measurement setup response (often referred to as error terms). The derived error terms allow then to remove the imperfections of the setup, during the measurement procedure. The accuracy of the calibration is then directly dependent on the accuracy with which the standards are known [Stu09]. In the literature, different calibration techniques have been presented, often trading off (more) knowledge on the response of the standard device for (lower) space occupancy (i.e., when considering SOLR/LRM [Fer92; Dav90] calibrations versus TRL type ones [Eng79]). Traditionally, calibration techniques requiring little standards knowledge (e.g., TRL, LRL) have been considered the most accurate, with TRL reaching metrology institute precision, by only requiring the information of the characteristic impedance of the line [Eng79]. In this chapter the focus will be placed only on TRL calibration techniques due to their best compatibility with millimeter- and sub-millimeter-wave
(Sub)mm-wave Calibration

characterization. For a more extensive discussion on the various possible calibration techniques the reader is referred to [Tep13]. Calibration techniques for on-wafer measurements typically consist of a probe-level calibration (first-tier) performed on a low-loss substrate (i.e., alumina or fused silica) [Eng79; Eul88; Dav90; Mar91a]. This probe-level calibration is then transferred to the environment where the DUT is embedded in and often, to increase the measurement accuracy, this calibration is augmented with a second-tier on-wafer calibration/de-embedding step. This allows moving the reference plane as close as possible to the DUT, by removing the parasitics associated with the contact pads, the device-access lines, and the vias [Tie05]. In this chapter we will first review the challenges and potential solutions associated with first-tier calibrations performed on low-loss substrates, then the approach to design calibration kits integrated in the back-end-of-line of silicon based technology will be presented, and finally a direct de-embedding/calibration strategy, capable of setting the reference plane at the lower metal layer of a technology stack, will be described.

4.2 Multi-mode Propagation and Calibration Transfer at mm-wave

The different propagating modes supported by a coplanar wave guide (CPW) are qualitatively sketched in Figure 4.1. The CPW mode, characterized by opposite direction of the fields across the slots, represents the intended propagation mode and is often referred to as CPW differential mode. The CPW mode characterized by in-phase direction of the fields across the slots ($W_{\text{GAP}}$) represents an unwanted radiating mode and is often referred to as CPW common mode. The $TM_0$ and $TE_0$ modes are surface waves propagating along the grounded dielectric slab. Their cut-off frequencies

![Figure 4.1](image)
(n > 0 and m ≥ 1) are functions of the height and dielectric constant of the substrate [Poz04]. The overall effect of the unwanted modes described above is an increase of the transmission line losses (i.e., |S_{21}|) and the generation of ripples on the transmission parameter (i.e., S_{21}) of the CPW. The ripples are the results of interference (constructive or destructive depending on the frequency) between the unwanted modes, reflected by discontinuities (i.e., dielectric constant changes), and the intended CPW mode. The lines conventionally employed for probe-level TRL calibrations, are:

- **The thru standard**: A CPW line with a physical length in the order of 200–250 µm,
- **The line standard**: A CPW line providing an insertion phase of 90° at the center of the calibration band.

The analysis presented in this section is based on numerical 3D EM simulations, i.e., using Keysight EM Pro.

### 4.2.1 Parallel Plate Waveguide Mode

During the calibration procedure the substrate is placed on a metallic wafer chuck, creating effectively a grounded coplanar waveguide (GCPW) structure, as shown in Figure 4.2(a–c). This structure supports, in addition to the modes shown in Figure 4.1, also a parallel plate waveguide (PPW) mode. This occurs since the top (CPW line) and bottom (chuck) metal are not directly contacted, thus a different potential can exist and propagate. The PPW mode can be visualized by plotting the E field intensity below the metal surface, as shown in Figure 4.2(c–d). In the figure the intensity of the E field is acquired on the xy plane placed below the metal plane (i.e., 5 µm). Note, both plots use the same range for the field intensity (blue = minimum, red = maximum) to allow for a direct visual comparison. Conventionally to reduce the PPW mode propagation, an interposer substrate of ferromagnetic material (i.e., providing high losses for the EM waves) is used between the calibration substrate and the metal chuck. Figure 4.2(d) shows a partial reduction of the PPW mode when simulating with the absorber structure. Alternatively, dielectric chucks with a permittivity similar to the one of the calibration substrate can be used to remove the occurrence of the PPW mode.

### 4.2.2 Surface Wave Modes: TM_{0} and TE_{1}

The overall loss behavior of the CPW structure, including the surface waves when fed by a wafer probe, can be analyzed by using the 3D simulation environment shown in the inset of Figure 4.3(a). A point voltage source with
Figure 4.2  Cross section of CPW placed (a) on metal chuck, (b) on absorber. Electrical field intensity below the CPW metal plates (5 µm) for case (c) no absorber and (d) with absorbing boundary conditions in the 3D FEM simulation, both fields were computed at 180 GHz.

A source impedance of 50 Ohm is applied to the bridge to provide a transition similar to a wafer probe. In the 3D simulation environment, the boundary conditions were set to absorbing, thus providing perfect match condition to all the unwanted modes within the structure.

Figure 4.3(a) compares the insertion loss of the CPW structure realized in alumina when the substrate (sub) is enlarged and an air gap (GAP) is applied between the substrate boundary and the radiation boundary of the box, see Figure 4.3(b). Note that the multiple reflections of the unwanted modes within the structure generate an interference pattern (dependent on the distance to the discontinuity) along the trace, as can be seen by the shift of minima and maxima points when the sub-parameter is changed. The simulation does not include conductive or dielectric losses thus the decrease in the transmission parameter $S_{21}$ in Figure 4.3(a) can only be attributed to energy dissipated in the other modes supported by the structure. When considering real structures on alumina substrate (i.e., exhibiting also dielectric losses), it is expected that the lines closer to the edge of the calibration substrate will exhibit a stronger ripple caused by interference with the surface wave mode. In Figure 4.3(b) structures with different distance to the substrate edge where
4.2 Multi-mode Propagation and Calibration Transfer at mm-wave

Figure 4.3  (a) Simulated $S_{21}$ of CPW on alumina substrate for various cases: CPW no GAP sub = 0 $\mu$m GAP = 0 $\mu$m, CPW GAP sub1 sub = 320 $\mu$m GAP = 500 $\mu$m, CPW GAP sub2 sub = 420 $\mu$m GAP = 500 $\mu$m; (b) CPW structure used in the EM simulator with highlight on the lumped bridge configuration; (c) measurement of different (4) thru lines on alumina substrate in different locations of the calibration substrate. Locations (i.e., two middle and two center) identified in the inset on top right.

measured (i.e., center and edge) for the alumina substrate. As can be clearly seen by the figure, the structures at the edge of the substrate exhibit a clear interference pattern, as predicted by the simulation analysis.

4.2.3 Electrically Thin Substrates

Employing lower $\epsilon_r$ substrates shifts the occurrence of the $TM_1$ and $TE_1$ modes to higher frequencies, and reduces the amount of energy radiated by the CPW common mode, for a given frequency, due to the smaller gap
(Sub)mm-wave Calibration

dimension for a given signal width. For these reasons, fused silica $\epsilon_r$ can be considered as a good candidate to integrate CPWs to perform TRL calibration in the (sub)mm-wave bands. The same simulation analysis performed for the alumina case in Figure 4.3(a) was carried out for the fused silica substrate, see Figure 4.4(a). As can be seen by the plot a considerably lower amount of energy is transferred to other modes. Moreover, the lower dielectric constant of the substrate provides lower discontinuities when terminated with air, showing close to no-variation when performing a simulation varying the dimension of the parameters sub and GAP, see Figure 4.4(a).

The measured results are then compared with the simulation showing very good agreement in WR3 band, as shown in Figure 4.4(b), confirming also the low loss achieved by the CPW realized on fused silica. Note, that the deviation that can be observed between measured and simulated data above 290 GHz can be explained with reduced sensitivity of the measurement equipment, closer to the edge of the specified band (i.e., WR3 220–325 GHz) and the onset of unwanted modes in the fused silica substrate.

4.2.4 Calibration Transfer

In the previous paragraph the usage of electrically thin substrates was introduced to overcome the limitations exhibited by commercially available calibration devices operating in the mm-wave bands. While using such substrates (i.e., fused silica) improves the calibration quality, an important point is that the measurement quality will also depend on the error introduced by transferring the calibration to the environment where the DUT is embedded.

![Figure 4.4](image)

(a) Simulated $S_{21}$ of CPW on fused silica substrate for various cases: CPW no GAP sub = 0 $\mu$m GAP = 0 $\mu$m, CPW GAP sub1 sub = 320 $\mu$m GAP = 500 $\mu$m, CPW GAP sub2 sub = 420 $\mu$m GAP = 500 $\mu$m; (b) measurement versus simulation of a thru line on fused silica substrate.
It is often the case that the DUT is embedded in a different host medium compared to the calibration, i.e., Si, SiO₂, GaAs, or other substrate materials. When the measurement is performed on the new host medium, a different probe to substrate interaction will occur, which would not be corrected for by the calibration. This will introduce a residual error that would be a function of the difference in permittivity between the two substrate materials (i.e., calibration and measurement). In a first-order approximation, the calibration transfer effect, associated with the change in the error box, can be seen as a capacitive coupling between the probe tip and the substrate, as schematized in Figure 4.5. This capacitance can be found using a numerical optimizer when the probe geometry is partially known, allowing to minimize the calibration transfer error in the measurement frequency band.

Figure 4.6 shows the results, in terms of worst case of the error bound [Wil92], when transferring the calibration from the primary calibration environment (i.e., alumina and fused silica) to a verification line embedded in the back-end-of-line of a SiGe high-speed process. The calibration quality is evaluated before any optimization is applied (full symbols and solid lines) and after the application of the correction (empty symbols, dotted lines). The maximum value for the error associated with the calibration of alumina decreased from 0.12 to 0.06, with an improvement noticeable over the entire bandwidth. However, no significant improvement is obtained for the fused silica.

![Figure 4.5](image) Schematic representation of the capacitive coupling between the probe tip and the substrate where the device under test (DUT) is embedded.
silica, where the error associated with the difference in substrate coupling due to calibration transfer is small, due to the similarity of permittivity between the fused silica and the silicon dioxide present in the back-end-of-line of the process.

4.3 Direct On-wafer Calibration

In order to avoid the error arising from the process of transferring the first-tier calibration to another environment, the calibration kit should be implemented in the same environment as that of the DUT. Classical probe-level and on-wafer calibration techniques are based on (partially) known devices and lumped models of the DUT fixture (i.e., SOLT/LRM and lumped de-embedding) or employ distributed concepts (TRL and multi-line TRL). Due to the objective difficulty, especially at higher frequencies, in manufacturing an accurate and predictable resistor in a commercial silicon technology, (multiline)-TRL calibration represents the standard employed technique for in situ calibration, as was shown in [Yau10; Yau12; Wil13a; Wil13b; Wil14]. The TRL technique does not require resistors to define the measurement normalization impedance, which is instead set by the characteristic impedance of the lines used during the calibration. Thus, the accurate
(frequency-dependent) determination of the calibration lines characteristic impedance becomes a key requirement to allow the correct re-normalization of TRL-calibrated S-parameter measurements.

4.3.1 Characteristic Impedance Extraction of Transmission Lines

To accurately employ TRL techniques in a complex environment such as the BEOL of Silicon-based technologies, a robust approach is required to extract the characteristic impedance of the transmission line. Traditional extraction procedures are based on measurements [Eis92; Mar91a; Wil91a; Wil91b; Mar91b; Wil98], but are only accurate when specific assumptions are verified, such as, low loss substrate, constant capacitance per unit length [Mar91b], and uniform [Eis92] non-inductive pad-to-line transitions [Wil98; Wil01]. For a more extensive analysis of the shortcomings of these methods for (sub)-mm-wave calibration in the BEOL of silicon technologies, the reader is invited to read [Gal17a], where a characterization flow employing 3D EM simulations was developed and validated to accurately extract the $Z_0$ of transmission lines, excited using waveguide (modal) excitation. The scattering parameters computed during simulation are re-normalized to a given system value (i.e., $Z_{sys} = 50 \, \Omega$) and used in Equation (4.1) to compute the line characteristic impedance [Eis92]:

$$Z_0 = Z_{sys} \cdot \sqrt{\frac{(1 + S_{11}^2) - S_{21}^2}{(1 + S_{11}^2) - S_{21}^2}}$$  \hspace{1cm} (4.1)

The approach was validated by benchmarking it with the calibration comparison method using a calibration kit integrated in the BEOL of the IHP SG13G2 130 nm SiGe BiCMOS technology. For the purposes of a fair comparison, the lines were designed to be uniform, with no line-to-pad discontinuities to provide an accurate test case for the calibration comparison method [Wil01]. The calibration kit was designed to allocate different waveguide bands from 75 GHz to 325 GHz. The micro-photographs of the WR-5 (140–220 GHz) structures are displayed in Figure 4.7(a–c), while Figure 4.7(d) shows the schematic line cross section.

The structures were simulated using three different 3D electro-magnetic simulators, Keysight EMPro, Ansoft HFSS, and CST Studio Suite, to check for simulation discrepancies. In the model, the meshed ground planes have been simplified considering a continuous metal connection, both vertically and horizontally. This simplification provides good approximation of the
Figure 4.7  Coplanar wave guide CPW calibration structures realized on IHP SiGe 130 nm BiCMOS technology. (a) Microphotograph of the thru line, (b) of the reflect standard and (c) of the transmission line employed for the WR05 calibration kit, (d) schematic cross section of the CPW line.

electrical response of the structure since the openings in the metal mesh are much smaller than the wavelength (maximum aperture is in the order of $2.5 \times 2.5 \, \mu m^2$). The excitation of the CPW lines is provided by means of waveguide (modal) ports. The simulator first solves a two-dimensional eigenvalue problem to find the waveguide modes of this port and then matches the fields on the port to the propagation mode pattern, and computes the generalized (i.e., mode matched) scattering parameters. In all the simulators, the port dimensions are designed using the rules of thumb described in [Wei08], ensuring ideally no fields at port boundaries, as also depicted in Figure 4.8 for two simulator examples.

Absorbing/radiation boundaries are then imposed at the lateral and top faces of the simulation box. The box is defined horizontally by the dimensions (length/width) of the simulated structure, and vertically by the wavelength ($\lambda/4$ at minimum simulation frequency). The bottom face of the simulation
4.3 Direct On-wafer Calibration

Figure 4.8 Field distribution on waveguide ports at 300 GHz when exciting the structures described in Figure 4.7, for (a) Keysight EMPro and (b) Ansoft HFSS.

box is defined as a perfect electric conductor, simulating the presence of a metallic chuck underneath the structure, as it is the case during measurements. The absorbing boundaries simulate an unperturbed propagation of the EM waves through this boundary. In this respect, the interference with other structures on the wafer is not taken into account in the simulation. Material parameters and lateral dimension are chosen according to the nominal technology values.

Figure 4.9 shows the comparison of the characteristic impedance computed using the proposed method (with different EM simulation tools), and the characteristic impedance extracted with measurements using the calibration comparison method [Wil01] and the Eisenstadt method [Eis92]. Both the measurement based methods are hampered by the (small) discontinuity presented by the probe to line transition, as predicted in [Mar92] and [Wil01]. The EM-based method offers fairly constant (with frequency) characteristic impedance response, as expected. It is interesting to note how simulations performed employing different EM tool, produce slightly different values for the characteristic impedance (max. 1 Ω for the real part and 0.1 Ω for the imaginary part), when applying similar settings in terms of meshing and solving methods. The differences can be attributed to different meshing algorithms, discretization, etc., of the tools which could all be categorized as the intrinsic uncertainty of the proposed method. This comparison shows how the proposed method provides comparable results to the state-of-the-art techniques, when the validity of the latter is still guaranteed by the transmission line design. As the method of [Gal17a] is ideally valid for any kind of transmission line, it can be employed also in situations in which large inductive probe-to-line transitions are present, which is the case when vias are involved.
In order to compare the different calibrations, the method of [Wil92] has been employed, defining an upper bound (UB) error metric as:

$$ UB(f) = \max \left| S'_{i,j}(f) - S_{i,j}(f) \right| $$  \hspace{1cm} (4.2)

Where $S'$ is the reference scattering matrix of the verification line (i.e., 3D simulated S-parameters), $S(f)$ is the frequency-dependent scattering matrix resulting from the investigated calibrations (i.e., LRM on alumina, TRL on fused silica and TRL on BiCMOS) and $i, j \in [1,2]$. This metric defines the UB of the deviation of the S-parameters measured by one calibration and the reference S-parameters computed using EM simulations. The measurement data used to compute the error bound of Figure 4.10 are based on the same raw data of the verification line, thus removing any measurement variation of the verification structure from the error propagation mechanisms. On these raw data the respective calibration algorithm (with their respectively computed error terms) were applied. In addition, both the methods indicated as TRL on silicon in Figure 4.10 use also the same raw measurement in the calibration procedure (i.e., extraction of error terms), thus confining their difference only to the characteristic impedance values versus frequency, computed with the two different methods.
4.4 Direct DUT-plane Calibration

The method to derive the characteristic impedance of a transmission line described in the Section 4.3 “Direct On-wafer Calibration” will be applied to extract the $Z_0$ of transmission lines employed in a TRL calibration/de-embedding kit to perform S-parameters measurements at the lowest metal layer (M1) for direct DUT access. Realizing transmission lines in the lowest metal layers can present several challenges, typically associated with the losses of the underlying substrate (i.e., conductive silicon). One solution was proposed in [Gal17b], where a CPW line realized at M1 was capacitively loaded with a series of floating metal bars (CL-ICPW), realized in a higher metal layer, in order to confine the propagating electromagnetic field in the low loss oxide of the BEOL.

As can be seen from Figure 4.10, the calibration performed on SiGe technology is the one that presents smaller deviation from the reference data, with an $UB \leq 0.17$ in the entire frequency band for both characteristic impedance extraction methods considered, i.e., the proposed EM-based method (Figure 4.10, asterisks) and the calibration comparison method (Figure 4.10, filled squares).

**Figure 4.10** Comparison of probe-tips corrected measurements of a verification line manufactured on the SiGe BEOL in the frequency range 75–325 GHz for different calibrations.
This line topology can be employed in the TRL calibration/de-embedding kit, as depicted in Figure 4.11. The general structure of the fixture features three main sections: an input stage [pad plus launch line, section (a); a transition from top metal to M1, section (b), composed by all metal layers and interconnecting vias; and the final section (c), realized on M1 using CL-ICPWs that can feature a transmission line i.e., thru or line for the TRL de-embedding kit] or an offset short. The calibration/de-embedding kit, was manufactured using the BEOL of Infineon’s 130 nm SiGe BiCMOS technology B11HFC, featuring seven metal layers. Figure 4.12(a) shows a cross section of Figure 4.11, section (a), where M3 is used as ground shield in order to isolate the CPW from the lossy substrate. The transition from the top metal center conductor of the CPW to the M1 center conductor of the CL-ICPW is realized using a gradual, inverse pyramidal shape. This allows to connect the large top metal conductor (i.e., 30 µm width) with the smaller M1 line, keeping the ground reference at the same metal level (i.e., M3) as shown in Figure 4.12(b).

For the DUT stage, M3 is chosen as the metal layer for the floating shield. This choice allows reducing the losses while guaranteeing a $Z_0$ of 34 Ω, sufficiently close to the 50 Ω required to minimize the errors arising from reflection losses when measuring in a conventional VNA-based setup [Mub15]. The shield is realized with 2 µm wide metal strips and a fill factor of 50% in order to respect the density rules. The cross section of the final design for the CL-ICPW is shown in Figure 4.12(c). Micro-photographs of the calibration/de-embedding kit for WR-3 (220–325 GHz) waveguide bandwidth are shown in Figure 4.13.
4.4 Direct DUT-plane Calibration

Figure 4.12 Schematic cross section of the input stage used for the test structures (a). 3D model of the vertical transition connecting the central conductor of the input stage in M7 to the CL-ICPW central conductor in M1 (b). Schematic cross section of the CL-ICPW employed in the DUT stage of the calibration kit (c).

The kit employs 130 μm long launch lines. The thru standard is realized by means of a 150 μm CL-ICPW, and it is designed to embed the final DUT (transistor here) in its center reference plane. The de-embedding kit reflects are realized by two symmetric offset shorts, with an offset equal to half the thru length. Further, a longer line with an additional 80 μm length for the CL-ICPW, in respect to the thru, is realized as the line standard. Finally, a test structure consisting of a 310 μm long CL-ICPW has been realized for
verification. EM simulations are then performed to extract the characteristic impedance of the line. Note that the only structures simulated are the CL-ICPW in Figure 4.12, section (c). For this purpose, the procedure described in Section 4.2 is employed. Once the characteristic impedance is extracted, the proposed kit can be employed for direct calibration at M1. To demonstrate the proposed calibration/de-embedding method in its final application, measurements of a heterojunction bipolar transistor (HBT) featuring two emitter fingers with 5 µm length and 220 nm width were performed. The device was embedded into the test fixture employing CL-ICPW in common-emitter (CE) configuration directly at the calibration reference planes, shown in Figure 4.14. To guarantee proper connection between the CL-ICPW test structure and the transistor (BECEB) modeled in the process design kit (PDK) (i.e., employing a p-type guard ring around the active device, with ground contacts connected to metal level 1) a small bridge at metal 2 (see, Figure 4.14(b) was added. After calibration, EM simulations of these lines are used to de-embed them from the measurements. Note, that the configuration and interconnections (no M1 connections between the emitters and the bases) is only illustrative of the technique. When a different reference plane needs to be defined and different parasitic element included or excluded from the device model this can be achieved by properly setting the reference plane of the calibration through the proper design of the reflect standard and the zero length thru position.
4.4 Direct DUT-plane Calibration

Figure 4.14 Top view of the transistor (BECEB) integrated into the test-structure
(a) Detailed view of the layout for the integrated transistor (b), highlighting the input and output fixture (in yellow) required to guarantee connection to the intrinsic device. The base, collector, and emitter contact (B, C, and E, respectively) are marked on the layout.

The device S-parameters have been measured using the direct calibration technique in the frequency range from 220 to 325 GHz, using fixed bias conditions ensuring close to peak $f_T$, i.e., $V_{CE} = 1.5$ V and $V_{BE} = 0.91$ V. The measurement results are then compared with the S-parameters obtained by using the HICUM level 2 model of the device. The device selected in the layout of this work was not supported by a model in the PDK so that an approximate set of parameters had to be generated. Figure 4.15(a) shows the comparison of the magnitude in dB for all the S-parameters of the considered transistor. The measured values for $S_{11}$ and $S_{21}$ agree quite well with the model prediction, with discrepancies in the order of 0.2 dB, while $S_{22}$ shows a bigger error, with a maximum value in the order of 1.1 dB in the entire frequency range. The $S_{12}$ parameter shows the biggest relative
error in magnitude, due to its small absolute value. Discrepancies between measurements and model are more significant when considering the phase information (see, Figure 4.15(b)) where they can reach 40 degrees for $S_{12}$. 

Figure 4.15  S-parameter measurements (dotted lines) versus model of the considered Infineon transistor (solid lines) for both a) Amplitude (in dB) and b) Phase (in degrees).
4.5 Conclusion

In this chapter various concepts and techniques to achieve accurate calibration techniques at (sub)mm-waves for device characterization have been reviewed. The problems of electrically thick substrates have been explained and experimentally validated. Electrically thin substrates with their performance improvement were discussed. The problems and possible error compensations related to substrate transfers are addressed. A complete flow and an EM-based technique to design and characterize TRL-based calibration kits to be embedded in the BEOL of commercial silicon technologies were described. Finally, an approach to realize direct calibration/de-embedding kits capable of measuring the device performance at M1 was presented and experimentally validated.

References


(Sub)mm-wave Calibration


5

Reliability

V. d’Alessandro1, C. Maneux2, G. G. Fischer3, K. Aufinger4, A. Magnani1, S. Russo1 and N. Rinaldi1

1Department of Electrical Engineering and Information Technology, University Federico II, Italy
2Laboratory of Integration of Material to System (IMS), University of Bordeaux, France
3IHP, Germany
4Infineon Technologies AG, Germany

5.1 Mixed-mode Stress Tests

5.1.1 Introduction to Hot-Carrier Degradation under MM Stress

An important reliability concern in SiGe HBTs is related to long-term degradation (stress or aging) effects induced by hot carriers (HCs). While in MOSFETs HC mechanisms produce a degradation of drain current and transconductance, as well as a threshold voltage shift [Tya15], in bipolar transistors the HC damage is mainly related to the creation of Si dangling bonds acting as trap states at the semiconductor–insulator interfaces. Interface traps induced during device operation lead to an increased Shockley–Read–Hall (SRH) recombination and hence to an excess non-ideal base current component. Differently from MOSFETs, the collector current remains unaffected, and therefore it can in principle be stated that HC degradation is less critical in bipolar transistors, including the SiGe HBT technology; however, it still entails a number of undesirable consequences, such as current gain reduction (due to the base current growth), noise figure increase, shift of the bias point outside of the functional range, as well as increased power consumption in power amplifiers [Ven00, Cre04, Che09]. Such effects have been traditionally studied under reverse base–emitter stress conditions, where HCs are created by large electric fields across the base–emitter junction (see the early papers [Bur88, Gog00] and the more recent [Sas14a, Sas14b,
Reliability

186

Fis15]); this stress test was indeed considered as appropriate for assessing
device reliability in BiCMOS operation [Bur88].

Another stress technique has been subsequently proposed and quickly
accepted in the literature, which is more representative of device degrada-
tion in practical mixed-signal and RF circuit applications; in this technique,
referred to as mixed mode (MM) [Zha02], the device under test (DUT) is
usually operated in common–base (CB) configuration while being simultane-
ously subjected to large emitter current density \( J_{E\text{,stress}} \) and collector–base
voltage \( V_{CB\text{,stress}} \) [the corresponding \( V_{CE\text{,stress}} \) being higher than the open-
base breakdown voltage \( BV_{CEO} \)] [Zhu05, Dio08, Cha15]. Although this
biasing condition may seem too severe, the instantaneous operating point
of a transistor (e.g., in oscillators and in noise/power amplifiers) can reach
either high voltage or high current under large-signal operating mode, thereby
gradually increasing HC-triggered damage [Che09, Fis08, Gre09, Fis15]. The
high – and continuously applied – stress conditions \( J_{E\text{,stress}} \) and \( V_{CB\text{,stress}} \) are
also denoted as accelerating factors, since they give rise to significant MM
stress degradation in a relatively short time. Under MM stress tests, the trap
creation process involves the following steps [Moe12]:

- the large electric field across the base–collector space-charge region
  (SCR) first creates primary HCs, and then additional (secondary, tertiary,
  and so on, depending upon \( V_{CB\text{,stress}} \)) HCs by impact ionization (II);
- a fraction of the generated HCs can be directed toward the emitter–base
  oxide spacer (used to separate the Si emitter from the extrinsic base
  region) or the shallow trench (ST) oxide edge. Along these paths, they
  lose some energy due to collisions;
- if the HCs reach the oxide interfaces with an energy higher than 1.5 eV,
  then damage is produced in the form of dissociation of passivated Si–H
  bonds [Tya15, Tya16]. The damage spectrum depends on the acceler-
  ating factors \( J_{E\text{,stress}} \) and \( V_{CB\text{,stress}} \) for multiple reasons: first, they
determine the II rate, but also the device temperature (high temperatures
can have a beneficial impact in terms of damage recovery); moreover,
they can trigger high-current (Kirk effect) or high-voltage (pinch-in
effect) phenomena [Che07]. The trap creation at the emitter–base spacer
(attributed to hot holes [Van06, Kam17b]) can be monitored by mea-
suring the forward \( V_{CB} = 0 \) V Gummel plot, where an SRH-induced
growth in the low-\( V_{BE} \) base current is observed; the reverse \( V_{EB} = 0 \) V
Gummel plot is instead used to measure the damage due to HCs hitting
the ST interface, since it causes an increase in the reverse-mode base
current [Zha02, Zhu05, Che07, Moe12, Cha15].
5.1.2 Long-term MM Stress Characterization on IHP Devices

Mixed mode stress has been investigated in a recent exhaustive work [Fis15], where – differently from previous papers – long-term stress tests were performed, plainly showing a decrease in the degradation rate at long times. Moreover, an accurate investigation is presented, which includes the effect of: (i) the accelerating factors $J_{E,\text{stress}}$ and $V_{CB,\text{stress}}$, (ii) stress temperature, (iii) thermal recovery, and (iv) compact modeling of stress-induced base current components. The results of [Fis15] reported here refer to a packaged single-emitter SiGe:C NPN HBT fabricated by IHP, with effective emitter area $A_E = W_E \times L_E = 0.16 \, \mu m \times 0.52 \, \mu m$, $W_E$ and $L_E$ being the effective emitter width and length, respectively, featuring peak $f_T$ of 250 GHz at $J_C = 18 \, mA/\mu m^2$, peak $f_{MAX}$ equal to 300 GHz, $BV_{CEO} = 1.7 \, V$, $BV_{CBO} = 5 \, V$, and mounted in a CB configuration.

The procedure can be described as follows. First, a Gummel plot is measured at $V_{CB} = 0 \, V$, the HBT being still fresh (i.e., stress-unaffected). Then the stress bias (high $J_{E,\text{stress}}$ and $V_{CB,\text{stress}}$) is applied, and the evolution of the collector and base currents with stress (aging) time are monitored by measuring non-stressing $V_{CB} = 0 \, V$ Gummel plots at chosen time instants and recording their values at $V_{BE} = 0.7 \, V$. Figure 5.1 shows the CB output

![CB output characteristics of the DUT manufactured by IHP; also shown are the pinch-in locus (red dashed line) and the stress paths A, B, C.](image)

---

1 The effective emitter area is the area of the interface between Si emitter and SiGe base, which defines the vertical current flow.

2 The analysis obviously requires the availability of a number of identical HBTs, one for each stress test to be performed.
characteristics of the DUT; also reported are the locus of pinch-in occurrence, which represents the limit of the CB safe operating area (SOA), and the stress conditions: in case A, identical transistors are biased with a low $J_{E,\text{stress}} (=0.12 \text{ mA/µm}^2)$ and different $V_{CB,\text{stress}}$; in experiment B, other identical transistors are biased with a high $J_{E,\text{stress}} = 12 \text{ mA/µm}^2$ (not far away from the current density at peak $f_T$) and different $V_{CB,\text{stress}}$; in case C, $V_{CB,\text{stress}}$ is kept constant at 2.75 V, and different $J_{E,\text{stress}}$ are applied to identical transistors.

The first measurement campaign was conducted by forcing the transistor backside to a temperature $T_B = 300 \text{ K}$ through a thermochuck. In Figure 5.2,
the relative base current degradation $100 \cdot (I_{B\text{stress}} - I_{B\text{fresh}})/I_{B\text{fresh}}$ due to the enhanced recombination is shown for cases A and C at different values of $V_{CB,\text{stress}}$ (A) and $J_{E,\text{stress}}$ (C); it is found that the damage increases with stress time following a power law dependence ($\sim t_{\text{stress}}^\alpha$). For short stress times (within a few hours), exponent $\alpha$ is around 0.5 for low/medium currents (consistent with [Che09]); on the other hand, it is found that the degradation rate decreases for longer stress times, where $\alpha$ approaches about 0.2. This is important in terms of device lifetime prediction (e.g., [Pan06]): if data are extrapolated from short-time experiments, the effect of degradation within a, e.g., 10-year timeframe would be largely overestimated. It must be remarked that the measured damage evolution does not indicate a trend to saturation within a 1,000-h-long stress time. From Figure 5.2(b) it can also be noted that the damage first increases with stress current, then reaches a maximum and declines at high currents (24 mA/$\mu$m$^2$). This “hump” behavior has also been observed in [Che07] and can be attributed to the higher temperature induced by self-heating (SH): when the temperature exceeds $\sim 350$ K, damage indeed reduces as a result of (i) enhanced trap passivation, which starts dominating over trap creation, and (ii) increased carrier scattering, which reduces the number of highly energetic carriers reaching the interface. Moreover, the time exponent $\alpha$ is seen to lower at high currents [Fis13, Fis16]. Although not reported in the figures, this SH-induced reduction in degradation is also observed at high $V_{CB,\text{stress}}$ for case B.

In order to investigate trap passivation occurring at high temperature, thermal annealing experiments were carried out. A high temperature of the base–emitter junction $T_j$ (about 543 K) was reached by increasing $T_B$ to 398 K and raising the dissipated power ($P_D$) via the application of $V_{CB,\text{anneal}} = 1.5$ V and $J_{E,\text{anneal}} = 30$ mA/$\mu$m$^2$. Figure 5.3 illustrates the relative base current reduction $100 \cdot (I_{B\text{anneal}} - I_{B\text{stress}})/I_{B\text{stress}}$ against anneal time for the previously stressed DUTs (series A in Figure 5.1). The main findings are: (i) the thermal annealing is more effective in transistors that underwent a heavier stress and (ii) significant current gain recovery is observed, independently of the stress load.

### 5.1.3 Medium-term MM Stress Characterization on IFX Devices

On-wafer medium-term MM stress tests were performed at University of Naples on single-emitter SiGe:C NPN BEC HBTs manufactured...
Figure 5.3 Relative base current reduction vs. anneal time obtained by applying $T_B = 398$ K, $V_{CB,\text{anneal}} = 1.5$ V, and $J_{E,\text{anneal}} = 30$ mA/$\mu$m$^2$ to IHP HBTs previously stressed with the bias conditions of Figure 5.2(a) (also reported in the legend). The monitoring of the base current was performed in situ, i.e., at $T_B = 398$ K for $V_{BE} = 0.6$ V and $V_{CB} = 0$ V.

by Infineon Technologies (hereinafter denoted as IFX) [Chev11]. The experiments were conducted on a device with effective emitter area$^4$ $A_E = W_E \times L_E = 0.13 \times 2.73$ $\mu$m$^2$, exhibiting a peak $f_T$ of 240 GHz, a peak $f_{\text{MAX}}$ of 380 GHz at $V_{CB} = 0.5$ V, $B V_{\text{CEO}} = 1.5$ V, $B V_{\text{CBO}} = 5.5$ V,$^5$ and mounted in a CB configuration. Similar to the procedure in [Fis15], the stress experiments were conducted by applying high $J_{E,\text{stress}}$ and $V_{CB,\text{stress}}$ to the DUT, and monitoring the collector and base currents as a function of stress time through measurements of forward $V_{CB} = 0$ V Gummel plots at chosen stress times. A first investigation was carried out by considering different values of $J_{E,\text{stress}}$ (namely, 1.4, 7, and 14 mA/$\mu$m$^2$) for the same $V_{CB,\text{stress}} = 2$ V. The relative base current degradation evaluated for $V_{BE} = 0.7$ V in the $V_{CB} = 0$ V Gummel plots is illustrated in Figure 5.4; it can be observed that (i) after $10^4$ s the damage is still confined below 100% for all cases due to the low $V_{CB,\text{stress}}$ applied, and (ii) the highest $J_{E,\text{stress}}$ leads to a reduced degradation induced by the high temperature, as will be discussed in the following.

Another analysis was conducted by applying the lowest $J_{E,\text{stress}}$ (=1.4 mA/$\mu$m$^2$) and three $V_{CB,\text{stress}}$ values, namely, 2, 2.5, and 2.75 V.

$^4$Further details on the technological definition of effective emitter area for IFX HBTs can be found in [dAl14].

$^5$The transistor belongs to set #3 defined in 5.4.1; again, various identical devices were available, one for each stress test.
5.1 Mixed-mode Stress Tests

Figure 5.4 Relative base current degradation of the IFX device(s) vs. stress time for $V_{CB, stress} = 2$ V and various $J_{E, stress}$.

Figure 5.5, showing the relative base current degradation at $V_{BE} = 0.7$ V, evidences that the damage increases with $V_{CB, stress}$ due to the higher electric field in the base–collector depletion region, which in turn gives rise to a higher number of HCs with an energy higher than 1.5 eV impacting on the interface of the emitter–base oxide spacer and thus creating traps. It is found that the damage exceeds 100% for long times ($10^4$ s) for $V_{CB, stress} = 2.5$ V and even for very short times (300 s) for $V_{CB, stress} = 2.75$ V. Consistently with other works, Figure 5.6 witnesses that a power law ($t_{stress}^\alpha$) well describes

Figure 5.5 Relative base current degradation of the IFX DUT(s) against stress time for $J_{E, stress} = 1.4$ mA/µm² and various $V_{CB, stress}$.
the evolution of the base current degradation, provided that a different $\alpha$ is considered for short (high $\alpha$) and medium (low $\alpha$) stress times.

Following the approach presented in [Van06], an analysis was carried out to gain an in-depth insight into the device behavior under MM stress conditions. In particular, a fresh DUT identical to the stressed ones was measured by sweeping $V_{CB}$ for various assigned $J_E$s. After a straightforward data processing based on the technique in [Lu89, Zan93] and on the knowledge of the thermal resistance $R_{TH} = 7,000$ K/W (determined according to the method in the section “Experimental $R_{TH}$ Extraction”), it was possible to obtain the $J_{AV} - J_E$ ($J_{AV}$ being the avalanche current density) and $T_j - J_E$ curves shown in Figure 5.7. It can be inferred that at low $J_E$ the avalanche
current $J_{AV}$ grows with $J_E$ as a result of the increased II related to the higher number of electrons traveling to the base–collector SCR; conversely, $J_{AV}$ decreases at high $J_E$ due to the concurrent mitigating impact of high-injection (HI) and SH effects. Also identified in Figure 5.7 are the $J_{AV}$s and $T_j$s corresponding to the MM stress conditions related to Figures 5.4 and 5.5. The main findings are in agreement with the conclusions in [Van06] and can be summarized as follows:

- although the stress test with applied $J_{E,\text{stress}} = 14 \text{ mA}/\mu \text{m}^2$ (star) shares the same $J_{AV} (\approx 0.3 \text{ mA}/\mu \text{m}^2)$ and $V_{CB} (= 2 \text{ V})$ as the test with $J_{E,\text{stress}} = 7 \text{ mA}/\mu \text{m}^2$ (rhombus), in the first case the damage is lower due to the higher device temperature (400 K instead of 300 K, as shown in Figure 5.7(b));
- conversely, the tests carried out at the same current density $J_{E,\text{stress}} = 1.4 \text{ mA}/\mu \text{m}^2$ and different $V_{CB}$s (square, circle, and triangle) share similar temperatures and different $J_{AV}$s (the avalanche current increases with $V_{CB}$ due to the higher electric field in the base–collector SCR). As a result, the damage grows with increasing $V_{CB}$.

### 5.2 Long-term Stress Tests

The improved frequency performances of state-of-the-art SiGe HBTs have been achieved at the cost of significantly increased operating current densities and lower breakdown voltages [Sch17]. Thus, devices are often operated
closer and even beyond the border of the classical SOA; however, this can limit stable device operation due to reliability issues induced by the previously discussed HC degradation. In the following, some dedicated long-term stress tests are carried out to clearly identify the influence of biasing conditions along the SOA limit on the device reliability [Jac15].

5.2.1 Experimental Setup

The stress tests were conducted on devices biased in a common-emitter (CE) configuration under bias conditions close to the SOA border. Since these conditions are not accelerating like in conventional MM tests, a long stress time (up to 1,000 h) was required to observe an impact on the electrical characteristics. The transistors are single-emitter SiGe:C NPN CBEBH HBTs fabricated by IFX, with an effective emitter area of $A_E = 0.13 \times 9.93 \ \mu m^2$ featuring a peak $f_T/f_{MAX}$ equal to 240/380 GHz and a $BV_{CEO}/BV_{CBO}$ of 1.5/5.5 V [Chev11, Böc15]. In order to observe and record the evolution of the base and collector currents during the tests, non-stressing forward (at $V_{CB} = 0 V$) and reverse (at $V_{EB} = 0 V$) Gummel plots were measured at fixed time instants during the 1,000 h-long experiments [Jac15]. Four stress bias conditions, referred to as P1, P2, P3, and P23, were applied at $T_B = 300 K$ along the SOA boundary, as shown in Figure 5.8. The corresponding

![Figure 5.8](image)

**Figure 5.8** Output characteristics of the SiGe HBT under test simulated using HICUM/L2. Also represented are the examined bias conditions (P1, P2, P3, and P23).
5.2 Long-term Stress Tests

Voltage ($V_{CE}$), collector current ($I_C$), and current density ($J_C$), as well as the (average) temperature rise $\Delta T_j$ over the base–emitter junction (obtained from the thermal resistance $R_{TH} = 2.850 \text{ K/W}$ determined with the approach in [dAl14]) are summarized in Table 5.1. It must be remarked that P1 is defined below $BV_{CEO}$, whereas P2, P3, and P23 are beyond $BV_{CEO}$.

5.2.2 Long-term Degradation Test Results

For P1, P2, and P3, the tests were performed on six HBTs for each bias condition, (that is, 18 identical HBTs were measured). Figure 5.9 shows the forward $V_{CB} = 0 \text{ V}$ Gummel plots during the stress test at P1, P2, and P3, while Figure 5.10 illustrates the aging-induced $I_B$ growth at $V_{BE} = 0.713 \text{ V}$. The following considerations are in order.

- At P3, $I_B$ increases regularly with stress time for low $V_{BE}$; at $V_{BE} = 0.713 \text{ V}$, the variation is 120 nA after 1,000 h.
- At P2, $I_B$ slightly increases for low $V_{BE}$; at $V_{BE} = 0.713 \text{ V}$, the variation amounts to 80 nA after 1,000 h.
- At P1, no sizable degradation is monitored.

In conclusion, the higher $V_{CE}$, the more the low-injection $I_B$ increases with stress time.

It must be remarked that a slight natural recovery is observed if the device stays on the shelf between two stress periods. This recovery is visible at 300 h in Figure 5.10 for the biasing conditions P2 and P3 (the devices were left unstressed for 24 h before the measurement of the Gummel plot).

Concerning P23, the forward $V_{CB} = 0 \text{ V}$ Gummel plots for each stress time are shown in Figure 5.11, which indicates that $I_B$ increases at low $V_{BE}$, while remaining almost constant at high $V_{BE}$. The relative variation of the base current at $V_{BE} = 0.65 \text{ V}$ is shown in the inset, along with the variation measured at P2 for an identical HBT. The comparison highlights that $I_B$ exhibits similar evolutions at P23 and P2 due to the same collector–emitter voltage ($V_{CE} = 2 \text{ V}$), in spite of the four times higher $J_C$ at P3.

<table>
<thead>
<tr>
<th>Table 5.1</th>
<th>Stress bias conditions and corresponding junction temperatures</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>P1</td>
</tr>
<tr>
<td>$V_{CE}$ [V]</td>
<td>1 ($&lt;BV_{CEO}$)</td>
</tr>
<tr>
<td>$I_C$ [mA]</td>
<td>12.9</td>
</tr>
<tr>
<td>$J_C$ [mA/(µm$^2$)]</td>
<td>10</td>
</tr>
<tr>
<td>$\Delta T_j$ [K]</td>
<td>37</td>
</tr>
</tbody>
</table>
Figure 5.9  Monitoring forward Gummel plots for the DUT stressed at P1, P2, and P3.
Figure 5.10  Evolution of the excess base current as a function of stress time for six identical HBTs tested at P1, six HBTs tested at P2, and six HBTs tested at P3.
Reliability

Figure 5.11 Evolution of the forward Gummel plot with stress (aging) time at P23. Shown in the inset is the relative variation of $I_B$ at $V_{BE} = 0.65$ V.

The reverse $V_{EB} = 0$ V Gummel plots were also measured for all biasing conditions at chosen time instants during the stress tests. Since the DUTs have the emitter and substrate connected to the ground pad, the base voltage was fixed to 0 V to obtain $V_{EB} = 0$ V, and a negative collector voltage was swept from 0 V to $-1$ V to increase $V_{BC}$. Due to the forward biasing of the substrate–collector junction, a substrate current is added to the emitter current. It was found that the sum of the emitter and substrate currents remains almost constant regardless of the bias point, as can be inferred for the P23 case in Figure 5.12. Different behaviors were instead observed for the $I_B - V_{BC}$ curves: Figure 5.12 also witnesses that at P23 $I_B$ tends to rapidly increase during the first few hours for $V_{BC} < 0.6$ V, eventually saturating after 48 h (as shown in the inset), while remaining constant for $V_{BC} > 0.6$ V. No significant degradation of the reverse Gummel plot was instead observed at P2 (despite the same $V_{CE}$ as P23) and P3 [Jac15]. It is also worth noting that the distortion measured in the reverse $V_{EB} = 0$ V $I_B - V_{BC}$ plot for low $V_{BC}$ at P23 resembles that of the forward $V_{CB} = 0$ V $I_B - V_{BE}$ plot at low $V_{BE}$.

The forward $I_B$ increase observed at low $V_{BE}$ at P2, P3, and P23 has been attributed to hot holes generated by II ($V_{CE} > BV_{CEO}$) at the base–collector SCR and then driven by the electric field to cross the base and hit the edge of the spacer with enough energy to create traps, as determined in
5.2 Long-term Stress Tests

Figure 5.12  Evolution of the reverse Gummel plot with stress (aging) time at P23. Shown in the inset is the relative variation of $I_B$ at $V_{BC} = 0.5$ V.

[Kam17b] with an advanced TCAD simulation strategy based on the solution of the Boltzmann Transport Equations for electrons and holes through the Spherical Harmonic Expansion approach (see Chapter 2). As clarified in the section “Introduction to hot-carrier degradation under MM Stress,” the traps in turn lead to a non-ideal $I_B$ growth via trap-assisted SRH recombination. The higher damage occurring at P3 is due to the higher electric field within the base–collector SCR, which implies a higher concentration of hot holes with enough energy to break the passivated Si–H bonds [Kam17b].

On the other hand, the damage at the ST–Si interface (witnessed by the distorted $I_B – V_{BC}$ plots) at the high-current P23 condition may be associated with both hot holes and hot electrons induced by II, as suggested in [Moe12].

The physical locations of the defects are illustrated in Figure 5.13 with the help of a cross section obtained from a TCAD simulation of the device structure. It is shown that the upper region of the ST–Si interface is more affected by hot holes, whereas the lower region is more affected by hot electrons.

Another numerical analysis was performed using Sentaurus TCAD by Synopsys [Syn] to obtain a deep insight into the degradation mechanism; the hydrodynamic model with optimized parameters reported in [Sas10] was activated. More specifically, simulations were performed to extract the
The evolution of the trap density $N_t$ at the spacer interface (P2, P3, and P23) and ST–Si interface (only P23) as follows: for each time instant at which the non-stressing forward and reverse Gummel plots were measured and recorded, $N_t$ (assumed to be at an assigned energy level $E_t$ such as $E_t - E_V = 0.6$ eV, $E_V$ being the valence band limit) was optimized so as to align the simulated plots with the experimental ones. Figure 5.14 reports the matching between measured and computed forward $V_{CB} = 0$ V Gummel plots at P3 after 7 and 750 h. Figure 5.15 illustrates the extracted $N_t$ at the spacer interface as a function of stress time for P2 and P3 [Jac15].

![Physical origin of the base current degradation represented in a cross section within a TCAD environment.](image)

**Figure 5.13** Physical origin of the base current degradation represented in a cross section within a TCAD environment.

![Forward Gummel plots at $V_{CB} = 0$ V at P3 after (a) 7 h and (b) 750 h of stress. Measurement results (symbols) are compared with the simulated (solid) counterparts.](image)

**Figure 5.14** Forward Gummel plots at $V_{CB} = 0$ V at P3 after (a) 7 h and (b) 750 h of stress. Measurement results (symbols) are compared with the simulated (solid) counterparts.
5.2 Long-term Stress Tests

201

Figure 5.15 Trap density evolution along the interface of the emitter–base oxide spacer vs. stress time at P2 and P3.

5.2.3 Low-frequency Noise Characterization

Noise characterization can be considered as a diagnostic tool for analyzing quality and reliability of bipolar transistors [Vand94, Moh00]. Flicker noise is ubiquitous in almost every electronic device, although its origin is still deep in dispute. Unlike silicon BJTs, current HBTs are often affected by significant generation-recombination (G-R) noise (not so common in large-area devices) at low frequencies, mostly originated in the device external surface and periphery [Cos92, Tut95]. These noise sources may lead to presence of significant random telegraph signal (RTS) noise that can be observed in the time-domain noise signal.

Hereinafter, a comprehensive analysis of the RTS noise in IFX SiGe:C HBTs is presented, in which dominant G-R mechanisms are evidenced at low bias currents in smaller geometries, as confirmed by RTS noise measurements [Muk17]. In larger geometries the RTS noise is not so frequently observed. Eventually, extractions of RTS time constants and their evolution with bias are analyzed to get insight into the active G-R mechanisms. The weak evolution of the RTS noise amplitude with bias indicates that the noise sources are located in the base–emitter peripheral region. Consequently, distinct RTS is observed at the collector side that is activated at high current regimes. This indicates the activation of traps located in trench areas due to fixed imperfections.
The noise characterization setup includes a Keysight E5270B semiconductor parameter analyzer for DC biasing, an HP 35670A dynamic signal analyzer for the measurement of voltage noise spectral density, and a Femto DLPVA-100-F-S low-noise voltage amplifier, which has a variable gain up to 100 dB with a bandwidth of 100 kHz and an 1 TΩ input impedance. The measurements were performed at a gain of 40 dB. The entire on-wafer measurement system is connected through a GPIB interface and is controlled via the ICCAP software. The noise spectral densities of the transistors are measured in V^2/Hz (averaged over 20 spectra). The time-domain RTS noise voltage was measured using the dynamic signal analyzer. The system noise floor was determined to be 2 × 10^{-17} V^2/Hz. During the biasing, a very high source resistance (R_S) was considered due to the current source for the base biasing, and a 50 Ω resistance was used as load resistance (R_L). The values of transistor parameters β, r_π, R_E, and R_B were extracted from DC measurements. The RTS noise was measured on single-emitter SiGe:C NPN HBTs fabricated by IFX (see the sections “Medium-term MM Stress Characterization on IFX Device” and “Experimental Setup”) with various terminal configurations and effective emitter areas, as summarized in Table 5.2. In order to eliminate process variation, the noise was measured on several devices (five to eight) of the same geometry from different dies.

The forward Gummel plot for HBT #3 is shown in Figure 5.16, which depicts the bias range of the noise measurements.

Figure 5.17 shows the base voltage noise spectral density (S_{V_B}) for transistor #1 at V_{BE} = 0.7 V and V_{CE} = 1 V. It can be clearly observed that two distinct G-R mechanisms (referred to as GR1 and GR2) are active. For all the investigated geometries, high G-R noise was observed in the low-frequency noise spectra at lower bias. These G-R noise mechanisms were particularly visible in smaller geometries. The corresponding RTS are shown in the two insets. Interestingly, it is found that one RTS (GR2)

<table>
<thead>
<tr>
<th>N°</th>
<th>Configuration</th>
<th>A_E(W_E × L_E) [µm^2]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>BEC</td>
<td>0.13 × 2.71</td>
</tr>
<tr>
<td>2</td>
<td>BEBC</td>
<td>0.13 × 4.91</td>
</tr>
<tr>
<td>3</td>
<td>CBBC</td>
<td>0.11 × 9.93</td>
</tr>
<tr>
<td>4</td>
<td>BEBC</td>
<td>0.17 × 9.91</td>
</tr>
<tr>
<td>5</td>
<td>BEBC</td>
<td>0.25 × 9.91</td>
</tr>
<tr>
<td>6</td>
<td>BEBC</td>
<td>0.61 × 9.91</td>
</tr>
<tr>
<td>7</td>
<td>BEBC</td>
<td>1.61 × 9.91</td>
</tr>
</tbody>
</table>
Figure 5.16  Forward Gummel plot showing the bias range for noise measurements.

Figure 5.17  $S_{VB}$ showing different G-R mechanisms and their corresponding RTS in time domain for transistor #1.

is superimposed on the other (GR1). The measured $S_{VB}$ shows GR1 at a frequency of 8 Hz while the corresponding RTS measurement reveals an average time constant $<\tau>$ of 16.2 ms, equivalent to a G-R cutoff frequency ($f_C$) of 9.8 Hz (since $\tau = 1/2\pi f_C$). This confirms the existence of GR1. The other RTS (GR2) can be observed in the 0–100 ms range of the time-domain signal superimposed on the principal RTS (GR1) having a smaller
time constant of 2 ms \( (f_C = 81 \text{ Hz}) \) that corresponds to the GR2 at 78 Hz. In [Pas04], the observations are quite similar for SiGe HBTs, where a G-R is observed only at low bias and in a frequency range below 100 Hz for smaller devices; it was illustrated from time analysis that this G-R component is related to RTS noise. In our results, the bias dependence shows a weak evolution of the RTS amplitudes. This indicates that such a G-R mechanism is not located in SCRs, and possibly originates at base–emitter periphery [vHa02]. Similar G-Rs were observed in base current noise spectra in earlier stages of this work [Muk16a, Muk16b].

Figures 5.18 and 5.19 illustrate the \( S_{\text{VB}} \) and the corresponding RTS at different bias conditions for the smallest (transistor #1) and largest (#7) geometries, respectively. Significant G-R contributions are clearly observed with large RTS time constants in #1, whereas #7 does not show significant G-R at low frequencies. For example, at \( V_{\text{BE}} = 0.725 \text{ V} \), transistor #1 exhibits significant GR1 (at 10 Hz) and GR2 components (around 40 Hz), which correspond to time constants of 15 ms and 3 ms (superimposed RTS) in the RTS spectra, respectively. As the bias increases, the RTS time constants become smaller, indicating a faster response from the traps, and at higher bias, such as 0.9 V, the G-R mechanisms completely disappear leading to absence of any RTS in the time-domain noise response. Transistor #7 does not show dominant G-R contribution: a minor G-R contribution can be seen around 105 Hz (time constant of 1.5 ms) that is observed in the RTS at \( V_{\text{BE}} = 0.7 \text{ V} \).

Evidently, the existence of significant RTS noise in smaller geometries is well accepted [Pas04]. In our case, the RTS corresponds to the existence of GR1 in the noise spectral density at low frequency, which we have identified as a contribution due to emitter periphery.

Figure 5.20(a) shows the base RTS noise response of transistor #4 at different bias conditions. Figure 5.20(b) witnesses that the RTS time constants at both the low (\( \tau_1 \)) and high (\( \tau_h \)) states scale with \( 1/\exp(qV_{\text{BE}}/kT) \), except for the highest \( V_{\text{BE}} \) where the devices are entering the medium/high injection regime. The capture rate of carriers inversely depends on the available carrier density in the trap position, which can increase with bias. However, a small electric field decrease in the SCR due to a higher \( V_{\text{BE}} \) is not sufficient to turn into such a rapid roll-off in the characteristic time [vHa02]. This indicates that there must be an additional bias dependence on the trapping and de-trapping mechanisms. In [vHa02], the authors explained their results by tunneling of electrons from the neutral regions across the SCR into traps located in the spacer oxide near the periphery. As \( V_{\text{BE}} \) increases, the tunneling distance decreases due to reduced SCR width, resulting into faster trap response and therefore reduced RTS time constants (Figure 5.20(b)).
Figure 5.18  $S_{V_{BE}}$ showing different G-R mechanisms at different bias ($V_{BE}$) conditions and their corresponding RTS in time domain for transistor #1.
Figure 5.19 $S_{V_{BE}}$ showing different G-R mechanisms at different bias ($V_{BE}$) conditions and their corresponding RTS in time domain for transistor #7.
Figure 5.20 (a) Base RTS at different bias conditions, (b) corresponding time constants for the low and the high states as a function of bias ($V_{BE}$) for transistor #4.
Figure 5.21 shows the RTS noise current amplitude ($\Delta I_B$) of the base noise for different geometries. A very weak bias current dependence ($\sim I_B^{0.1}$) is found for smaller transistors, and an almost insignificant dependence is observed for larger geometries. This further corroborates that the RTS noise sources at the base side are located in the emitter–base periphery regions. Also in [vHa02] it was stated that when $\Delta I_B$ scales with non-ideal base current component, these fluctuations often originate from noise sources in the spacer oxide at the emitter periphery. In our HBTs a large dispersion in $\Delta I_B/I_B$ ratios was observed (between 0.3% and 3%) from device to device. In larger devices the $\Delta I_B/I_B$ ratio has a relatively higher magnitude, yet this ratio inversely scales with $I_B$ in all geometries. Different $\Delta I_B/I_B$ ratios indicate slightly different physical origins of traps in different geometries.

The bias dependence of the collector RTS is presented in Figure 5.22(a), which shows the RTS at different $V_{CBS}$ for transistor #5. Figure 5.22(b) illustrates the extracted trap time constants as a function of the collector–base bias for two geometries (#4 and #5) at $V_{BE} = 0.9$ and 0.8 V, respectively. It is expected that the time constants of high and low states are higher in larger geometries at lower bias since the tunneling distance is higher. However, the characteristic times remain almost constant for higher $V_{CBS}$ in both cases, and the steady-state value is reached faster in the case $V_{BE} = 0.9$ V (onset of high-current effects), whereas a sharp transition at lower $V_{CB}$ is
observed at $V_{BE} = 0.8$ V. The saturation of trap response at higher $V_{CB}$ indicates that these RTS noise sources are possibly located at the top of the ST walls, and even if the base–collector SCR enlarges, the trap density at the trench sidewalls remains fixed. At $V_{BE} = 0.8$ V, a sharp transition is observed when the SCR is narrow ($V_{CB} \sim 0.1$ V), and with the SCR spreading
the tunneling time constants change due to activation of new traps until it reaches saturation. Conversely, due to high-injection ($V_{BE} \sim 0.9$ V) and base pushout effects, tunneling times remain constant since all the sidewall traps are already aligned within the SCR area.

In conclusion, this comprehensive analysis of the RTS noise in advanced SiGe:C HBTs demonstrates the evidence of dominant G-R mechanisms at low bias currents in smaller geometries, whereas in larger geometries the RTS noise is not observed. The bias dependence of the RTS reveals a weak evolution in the noise amplitude indicating that the noise sources are located in the base–emitter peripheral region. Distinct RTS is observed at the collector side also near high current regimes, which was attributed to activation of traps located in ST walls. This highlights the applicability of RTS noise characterization to probe these imperfections via non-destructive means.

5.3 Compact Modeling of Hot-Carrier Degradation

The technology selection for the fabrication of integrated circuits is mainly driven by both performance and reliability criteria; in particular, the lifetime is one of the most crucial factors. To evaluate lifetime, the aging behavior of a specific degradation effect can be studied with TCAD simulations focusing mostly on bias-temperature instability and HC injection in MOSFETs, and on MM degradation in bipolar transistors. TCAD simulations can provide some in-depth information on the physical mechanisms. However, these simulations are done at the expense of very long simulation times, thus making them unviable for circuit design. Hence, it is necessary to develop a more practical circuit simulation platform using electrical compact models at transistor level suited to efficiently capture the physics of the degradation through aging laws and subsequently reflect it at circuit level.

5.3.1 Empirical Equations by IHP

Based on the long-term stress results discussed in the section “Long-term Degradation Test Results,” IHP developed the following empirical equation for the base current degradation:

$$\Delta I_B = C_{MM} \cdot f(V_{CB,\text{stress}}, J_{E,\text{stress}}) \cdot (c_{JE} \cdot t_{\text{stress}})^{\alpha(t_{\text{stress}})}$$

(5.1)

where $t_{\text{stress}}$ is the stress (aging) time and $\alpha$ is a time-dependent power factor [Fis15, Fis16]. By referring to the early stress stage ($t < 0.1$ h), this general dependence on the stress conditions was extracted [Fis15]:
5.3 Compact Modeling of Hot-Carrier Degradation

\[ f(V_{CB,\text{stress}}, J_{E,\text{stress}}) = \exp(\mu_0 V_{CB,\text{stress}}) \cdot \left( \frac{1 \text{ mA/\mu m}^2}{J_{E,\text{stress}}} + \frac{J_{E,\text{stress}}}{J_{Eh}} \right)^{-0.5} \]

(5.2)

where \( \mu_0 = 1.5 \text{ V}^{-1} \) and \( J_{Eh} = 25 \text{ mA/\mu m}^2 \).

The long-term development of the logarithmic aging rate

\[ \alpha_{\log} = \frac{d(\log \Delta I_B)}{d(\log t_{\text{stress}})} \]  

(5.3)

can be approximately fitted to the observed base current degradation by means of the power coefficient

\[ \alpha(t_{\text{stress}}, J_{En}) = 0.2 + \frac{0.3}{(t_{\text{stress}} + J_{En}^{0.45})^{0.18} \cdot J_{En}^{0.4}} \]  

(5.4)

with pre-factor \( c_{JE} = J_{En}^{-1} \) and \( J_{En} = J_{E,\text{stress}}/J_{Emin} \), i.e., the stress current density normalized to the minimum applied density \( J_{Emin} = 0.12 \text{ mA/\mu m}^2 \). This equation is rather complex because \( J_{E,\text{stress}} \) has enormous influence on the development of aging rate, as can be seen in Figure 5.23, where aging over a range of stress currents and up to 1,000 h has been successfully simulated by modifying the recombination current of an HBT compact model with the above equations.

Figure 5.23 (a) Forward Gummel plots and (b) base current degradation of IHP HBTs simulated with an empirical aging function (dashed lines).
5.3.2 HICUM-based Model

Various compact models have been developed for mm-wave circuit applications. One of the most commonly used model for SiGe:C HBTs is referred to as High CUrrent Model (HICUM) [Sch05, Sch10, Sch13], and is based on the General Integral Charge-Control Relation (GICCR) [Sch93]. The GICCR allows taking into account the relevant transport mechanisms through a physical-based approach; this is the reason why HICUM was chosen to implement the aging laws based on the experimental results presented in the section “Long-term Degradation Test Results.”

As described before, the degradation (i.e., the base current growth at low $V_{BE}$) is due to an HC-induced increase in trap density over the interface of the emitter–base oxide spacer. In HICUM the base current in forward mode is subdivided into various components [Sch10], namely, the current $I_{jBEi}$ injected into the intrinsic part of the emitter as a main component, and the peripheral current, in turn composed of the back-injection current across the emitter perimeter junction $I_{jBEp}$ and the recombination current in the perimeter base–emitter SCR $I_{REp}$; $I_{jBEp}$ and $I_{REp}$ are given by:

$$I_{jBEp} = I_{BEpS} \cdot \left[ \exp \left( \frac{V_{BEjp}}{m_{BEp} V_T} \right) - 1 \right]$$  (5.5)

$$I_{REp} = I_{REpS} \cdot \left[ \exp \left( \frac{V_{BEjp}}{m_{REp} V_T} \right) - 1 \right]$$  (5.6)

where $V_{BEjp}$ is the peripheral internal (junction) base–emitter voltage, while the saturation currents $I_{BEpS}$ and $I_{REpS}$, as well as the non-ideality factors $m_{BEp}$ and $m_{REp}$, are model parameters. In [Gho10, Gho11], it was shown that a possible approach to simulate the $I_B$ degradation in InP HBTs is to use $I_{REp}$ given by Equation (5.6). More specifically, the $I_{REpS}$ evolution is expected to follow the $N_t$ evolution vs. $t_{stress}$ (extracted as, e.g., in the section “Long-term Degradation Test Results”). In a simplified approach in which $I_{REpS}$ is assumed to saturate for long stress times, the dependence of $I_{REp}$ on time can be accounted for in HICUM through the following differential equation for $I_{REpS}$:

$$\frac{dI_{REpS}}{dt} = ATSF \cdot (G - R \cdot I_{REpS})$$  (5.7)

where $G$ is the generation rate and $R$ (fitting parameter) the annihilation rate of traps, while ATSF is an Aging Time Scale Factor added to shorten the
Figure 5.24  New transistor circuit used for aging law implementation in HICUM.

Simulation time needed to have a perceptible stress effect to minutes (instead of tens of hours). The generation rate $G$ depends on the bias conditions; in particular, it is an increasing function of the collector–base voltage ($V_{CB}$) due to the enhanced II current $I_{AV}$ (accounted for in HICUM [Sch10]). The following linear relation was proposed in [Jac15] to include this dependence:

$$G = A \cdot I_{AV} + G_0$$  \hspace{1cm} (5.8)

$A$ and $G_0$ being fitting parameters. Equation (5.7) with (5.8) was implemented in the Verilog-A code of HICUM/L2 by including the additional circuit shown in Figure 5.24.

5.4 Thermal Effects

Thermal issues have become a serious concern in SiGe HBTs due to the concurrent impact of the following factors: (i) the shrinking of the intrinsic device has induced a growth in power density within the base–collector SCR for a given bias condition; (ii) the trench isolation – exploited to reduce parasitics, crosstalk, and increase $f_{MAX}$ – limits the heat spreading since trenches are filled with materials suffering from low thermal conductivity [Rie05, dAl10, You11, Pet15]. This mechanism is even exacerbated by lateral scaling, which results in a horizontal reduction of the Si volume embraced by trenches; (iii) HBTs are operated at high current densities to boost the frequency performance, which entails a further increase in dissipated power density [Cre13]. Owing to these considerations, thermal effects can be viewed as an undesired, yet unavoidable, by-product of the technology evolution. Unfortunately, the enhanced heat generation (for a given dissipated power) and the reduction in heat removal have pushed the thermal resistances ($R_{TH}$) of SiGe HBTs into the thousands of K/W [ElR12, Has12, Sah12] and even beyond $10^4$ K/W for small emitter windows, as evidenced by recent experimental campaigns conducted on transistors fabricated by STMicroelectronics.
Reliability
(hereinafter referred to as STM) [dAl10] and IFX [dAl14]. Thermal effects can lead to a severe distortion of the DC device characteristics (e.g., [LaS09]), and also degrade the low-frequency and high-frequency (since the DC bias is altered) behavior; besides the performance penalty, they may also affect the long-term reliability, and even trigger destructive instability phenomena. Consequently, care must be taken in assessing the impact of the thermal behavior in advanced technology nodes.

5.4.1 Experimental $R_{TH}$ Extraction

Since the steady-state thermal behavior of a device is fully described by the thermal resistance ($R_{TH}$), a plethora of methods to experimentally extract this critical parameter in bipolar transistors have been developed. Among them, particular interest has been paid to approaches based on DC measurements, for which low effort and relatively cheap instrumentation are required. The most widespread method – presented in slightly different variants in the literature [Daw92, Pfo03, Rie05] – relies on the measurement (i) of the temperature-sensitive base–emitter voltage to employ its temperature coefficient as a thermometer, and (ii) of the base–emitter voltage as a function of collector–base voltage (or dissipated power) at an assigned emitter (collector) current. A sticking point of this technique is the thermometer calibration, which can be impacted by SH and thus entail a thermal resistance overestimation. A strategy to purify this procedure from SH has been proposed by Vanhoucke et al. [Van04]. Here an alternative to [Van04] is presented, which suggests a logarithmic law for the current dependence of the temperature coefficient of the internal (junction) base–emitter voltage $V_{BEj}$ and can be explained as follows.

In the absence of HI and II effects, the collector current $I_C$ of a SiGe HBT (which exhibits marginal Early effect) can be described by the simple model

$$I_C = A_E J_{S0} \exp \left[ \frac{V_{BEj} + \phi (I_E) \Delta T_j}{\eta V_{T0}} \right] \quad (5.9)$$

where $V_{BEj}$ is given by:

$$V_{BEj} = V_{BE} - R_E I_E - R_B I_B \quad (5.10)$$

$R_B$, $R_E$ being the parasitic base and emitter resistances. In Equation (5.9), $A_E = W_E \times L_E$ is the effective emitter area; $J_{S0}$ is the reverse saturation current density, $\eta (\geq 1)$ is the ideality factor, and $V_{T0}$ is the thermal voltage, all at temperature $T_0 = 300$ K; $\phi [\text{V/K}] (>0)$ is the temperature coefficient of
V_{BEj} (in absolute value) and $\Delta T_j$ is defined as $T_j - T_0$, $T_j$ being the (average) temperature over the base–emitter junction. This implies that Equation (5.9) accounts for the temperature dependence of $I_C (\approx I_E)$ making use of a $V_{BEj}$ shift, by keeping $J_{S0}$, $\eta$, and $V_{T0}$ at their $T_0$ values (e.g., [Zha96]). The $\phi$ dependence on $I_C (\approx I_E)$ can be described with the following logarithmic law [Nen04, dAl10, dAl14, dAl16, dAl17]:

$$\phi (I_C) = \phi_0 - \frac{k}{q} \ln \frac{I_C}{A_E J_{S0}} \approx \phi_0 - \frac{k}{q} \ln \frac{I_E}{A_E J_{S0}}$$  \hspace{1cm} (5.11)

Parameters $J_{S0}$ and $\eta$ in Equation (5.11) can be optimized by invoking the following procedure. First, the $I_C$–$V_{BE}$ characteristic of the DUT is measured at various thermochuck temperatures $T_B$ under CE conditions by keeping $V_{CE}$ small and sweeping $V_{BE}$ up to values sufficiently low to reasonably neglect SH, HI, II, and resistive effects; as a consequence, the $I_C$–$V_{BE}$ curves can be modeled by:

$$I_C = A_E J_{S0} \exp \left[ \frac{V_{BE} + \phi (I_E) \cdot (T_B - T_0)}{\eta V_{T0}} \right]$$ \hspace{1cm} (5.12)

which stems from Equation (5.9) by considering $T_j = T_B$ and $V_{BEj} = V_{BE}$. Parameters $J_{S0}$ and $\eta$ are then tailored to match the experimental curve at $T_B = T_0$ with

$$I_C = A_E J_{S0} \exp \left( \frac{V_{BE}}{\eta V_{T0}} \right)$$ \hspace{1cm} (5.13)

and $\phi_0$ is safely (SH is negligible) calibrated so as to ensure good agreement between all the $I_C$–$V_{BE}$ characteristics (at different $T_B$s) and the model given by Equation (5.12) with (5.11). Once $\phi_0$ is known, Equation (5.11) can be used also at medium current levels, where the extraction of $\phi_0$ would be inaccurate due to SH. Further details concerning the derivation of Equation (5.11), as well as the physical meaning of parameter $\phi_0$, can be found in [dAl14]. Combining Equations (5.9) and (5.10), it can be obtained that:

$$V_{BE} = R_B I_B + R_E I_E - \phi (I_C) \Delta T_j + \eta V_{T0} \ln \frac{I_C}{A_E J_{S0}}$$ \hspace{1cm} (5.14)

By exploiting the thermal equivalent of Ohm’s law, $\Delta T_j$ is expressed as:

$$\Delta T_j = T_j - T_0 = R_{TH} P_D + T_B - T_0$$ \hspace{1cm} (5.15)

where $P_D$ is the dissipated power. If $T_B = T_0$, Equation (5.15) can be recast as:

$$\Delta T_j = R_{TH} P_D = R_{TH} \cdot (V_{BE} I_E + V_{CB} I_C) \approx R_{TH} \cdot (V_{BE} + V_{CB}) I_E$$ \hspace{1cm} (5.16)
wherein use has been made of the $P_D$ expression in terms of applied or measurable voltages and currents under CB conditions. By substituting Equation (5.16) into (5.14),

$$V_{BE} \approx \frac{R_E I_E - \phi (I_E) R_{TH} V_{CB} I_E + \eta V_{T0} \ln \frac{I_E}{A_{EJ_{SO}}}}{1 + \phi (I_E) R_{TH} I_E}$$

(5.17)

If a CB measurement is performed at $T_B = T_0$ under a $V_{CB}$ range limited to low values so as to avoid II effects, at a constant $I_E$ sufficiently low to prevent HI and non-linear thermal effects, yet high enough to lead to perceptible SH, the (negative) slope $\gamma$ of the $V_{BE} - V_{CB}$ characteristic is given by:

$$\gamma = \frac{dV_{BE}}{dV_{CB}} = -\frac{\phi (I_E) R_{TH} I_E}{1 + \phi (I_E) R_{TH} I_E}$$

(5.18)

whence the thermal resistance ($R_{TH}$) can be evaluated as [dAl10, dAl14, dAl16, dAl17, Kam17a]:

$$R_{TH} = \frac{|\gamma|}{(1 - |\gamma|) \phi (I_E) I_E} \approx \frac{|\gamma|}{\phi (I_E) I_E}$$

(5.19)

In [dAl14], this improved approach was applied to about 100 single-emitter SiGe:C NPN BEC HBTs manufactured by IFX. The transistors are divided into three sets corresponding to different technology stages (and scaling strategies), which are hereinafter denoted as #1, #2, and #3. In particular, (i) set #2 is slightly scaled (both laterally and vertically) compared with #1; the collector current of HBTs belonging to #2 at peak $f_T$ is about 30% higher than that of the #1 counterparts with approximately the same emitter area; (ii) set #3 devices underwent an aggressive lateral scaling with respect to #2 ones, while being vertically similar to them. The key figures of the sets are reported in Table 5.3. The thicknesses of the shallow and deep trenches are equal to 0.3 µm and 4.5 µm for all HBTs, respectively. For each set, transistors with several combinations of emitter width/length were available.

<table>
<thead>
<tr>
<th>Table 5.3</th>
<th>Key figures of the analyzed IFX technology states</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>#1</td>
</tr>
<tr>
<td>$BV_{CBO}$ [V]</td>
<td>6.5–6.8</td>
</tr>
<tr>
<td>Peak $f_T$ @ $V_{CB} = 0$ V [GHz]</td>
<td>190</td>
</tr>
<tr>
<td>$J_C$ @ peak $f_T$, $V_{CB} = 0$ V [mA/µm²]</td>
<td>6.5–7.0</td>
</tr>
<tr>
<td>Peak $f_T$ @ $V_{CB} = 0.5$ V [GHz]</td>
<td>215</td>
</tr>
<tr>
<td>Peak $f_{MAX}$ @ $V_{CB} = 0$ V [GHz]</td>
<td>250</td>
</tr>
<tr>
<td>Peak $f_{MAX}$ @ $V_{CB} = 0.5$ V [GHz]</td>
<td>280</td>
</tr>
</tbody>
</table>
Figure 5.25 illustrates the experimentally extracted $R_{TH}$ as a function of $L_E$ at assigned widths $W_E$ for the three sets. It is shown that $R_{TH}$ (i) significantly increases by reducing $L_E$ and (ii) is well above $10^3$ K/W and can grow beyond $10^4$ K/W for small emitter areas. In particular, the smallest DUTs of sets #1 ($A_E = 0.2 \times 0.57 \, \mu m^2$), #2 ($A_E = 0.14 \times 0.39 \, \mu m^2$), and #3 ($A_E = 0.11 \times 0.63 \, \mu m^2$) suffer from $R_{TH} = 14,300, 21,000, and 22,000$ K/W, respectively.

Numerical evidence of the accuracy of this technique was provided in [Kam17a], where it was applied to the simulation of an IFX SiGe:C DUT belonging to set #3 through an advanced tool solving the Boltzmann transport equations of electrons, holes, and longitudinal optical phonons, as well as the Energy Balance Equations for the other phonon modes (see Chapter 2).

5.4.2 Thermal Simulation

A viable strategy to assess the impact of technology on the thermal behavior of SiGe HBTs involves the adoption of 3-D finite-element method (FEM) thermal simulations, which are suited to handle structures with arbitrarily complex geometries [Rei01, Wal02].

An interesting contribution has been given in [Sah13], where non-linear steady-state, large signal, and sinusoidal thermal analyses of an STM SiGe:C HBT (with drawn emitter area equal to $0.27 \, \mu m \times 10 \, \mu m$) were carried out with Sentaurus; the thermal resistance was found to be in fairly good agreement with the one measured according to the procedure in [Pfo03], although no thermal conductivity degradation mechanisms (e.g., due to high doping) were accounted for. The Back-End-Of-Line (BEOL) structure was found to play a marginal role due to the absence of the metal-via stack above the emitter. This analysis has been recently extended to cover the influence of BEOL on the thermal behavior of multi-finger devices, with emphasis on the coupling among fingers [Dwi16].

In [dAl10], the software package Comsol [Com] was adopted to analyze SH in several STM SiGe:C HBTs. In spite of their geometrical complexity, the devices were reproduced with a very high accuracy up to the emitter, base, and collector contacts, the top surfaces of which were considered adiabatic, that is, the BEOL architecture was not included. Unfortunately, although the upward heat flow was unrealistically suppressed, the numerical $R_{TH}$ were found to underestimate by about 20–25% the experimental values determined through the technique described in the section “Experimental $R_{TH}$ Extraction,” independently of technology stage and emitter size. An improved
Figure 5.25 Thermal resistance ($R_{TH}$) as a function of emitter length ($L_E$) for various emitter widths ($W_E$), as experimentally determined for sets (a) #1, (b) #2, and (c) #3.
5.4 Thermal Effects

A variant of the approach in [dAl10] was applied to IFX transistors in [dAl16]. The advances with respect to [dAl10] are reported below:

- The whole BEOL structure, comprising five metal (copper) layers and related interconnections (copper vias between metal layers, tungsten contacts between silicon and the lowest metal layer), was taken into account, as well as the external pads, as witnessed by Figure 5.26 reporting the Comsol grid. This allows quantifying the cooling influence due to the upward heat flow (often disregarded in the literature), which is expected to be relevant since – differently from the STM transistor analyzed in [Sah13] – a metal-via stack is located over the emitter in the IFX DUTs.

- In bipolar transistors, the power dissipation occurs at the base–collector SCR. In conventional approaches for thermal simulations, for a rectangular emitter window, such a region is modeled as either a rectangular or a parallelepiped heat source (e.g., [dAl10, Sah13]), both with uniform power density. In [dAl16], the dissipation region is more accurately modeled by resorting to 2-D electrical simulations of the DUTs preliminarily performed with Sentaurus in order to determine a realistic power density distribution; for this aim, the hydrodynamic model with transport parameters optimized for SiGe:C HBTs [Sas10] was used. By referring to the schematic cross section of the DUTs represented in Figure 5.27, the heat sources exploited in the Comsol structures were built with the power density pattern obtained by reproducing the distribution computed by Sentaurus in the (x, z) plane and assuming a

Figure 5.26 Detail of the 3-D Comsol mesh for the IFX transistor with $A_E = 0.13 \times 2.73 \, \mu\text{m}^2$, composed of 1.35 million tetrahedra of grossly different dimensions, corresponding to 1.8 million degrees of freedom.
uniform density along the device length (i.e., along the y-axis orthogonal to the cross section).

- Thermal simulations are usually performed by setting the thermal conductivities $k$ [W/mK] of the materials to values measured from “bulk” samples (listed in Table 5.4). However, in practical cases, many effects concur to reduce $k$, which can be even position-dependent within the same material. In the SiGe alloy, $k$ is a function of the z-dependent Ge mole fraction $x_{Ge}$ according to the law [Pal04]

$$k_{SiGe} = \left[ \frac{1 - x_{Ge}}{k_{Si}} + \frac{x_{Ge}}{k_{Ge}} + \frac{(1 - x_{Ge}) x_{Ge}}{c_k} \right]^{-1}$$ (5.20)

<table>
<thead>
<tr>
<th>Material</th>
<th>Bulk Thermal Conductivity [W/mK]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Silicon</td>
<td>148</td>
</tr>
<tr>
<td>Germanium</td>
<td>60</td>
</tr>
<tr>
<td>Silicon dioxide</td>
<td>1.4</td>
</tr>
<tr>
<td>Tungsten</td>
<td>177</td>
</tr>
<tr>
<td>Copper</td>
<td>390</td>
</tr>
<tr>
<td>Emitter polysilicon</td>
<td>40</td>
</tr>
<tr>
<td>Base polysilicon</td>
<td>30</td>
</tr>
<tr>
<td>Trench polysilicon</td>
<td>20</td>
</tr>
<tr>
<td>Cobalt silicide</td>
<td>9.6</td>
</tr>
</tbody>
</table>
where $k_{\text{Si}}$ and $k_{\text{Ge}}$ are the thermal conductivities of pure Si and Ge, respectively, and $c_k$ is a bowing factor equal to 2.8 W/mK. Due to the $k$ lowering imposed by Equation (5.20), the SiGe layer behaves as a barrier for the heat flow from the heat source to the emitter [Pet15]. The thermal conductivity is also adversely impacted by doping due to the enhanced phonon-impurity scattering, as experimentally observed in [Sla64, McC05, Lee12]; a compact formulation to account for this effect is [Lee12]:

$$k_{\text{Si, doped}}(k_{\text{SiGe, doped}}) = \frac{k_{\text{Si}}(k_{\text{SiGe}})}{1 + A \cdot \left(\frac{N}{N_{\text{norm}}}\right)^\alpha} \tag{5.21}$$

where $N \ [\text{cm}^{-3}]$ is the position-dependent total doping concentration (acceptors and donors), $N_{\text{norm}} = 10^{20} \ [\text{cm}^{-3}]$, while the values of the parameters are $A = 0.74186$, $\alpha = 0.7411$ for boron [Lee12], and $A = 1.698$, $\alpha = 0.8251$ for arsenic, as obtained with a calibration procedure relying on experimental results provided in [McC05]. Lastly, the heat propagation through laterally thin layers can be significantly jeopardized by the phonon scattering with the layer boundaries [Liu05]. In SiGe HBTs, where the heat flow is mostly vertical, scattering mechanisms – expected to be exacerbated in narrow (low-$W_E$) transistors – can take place along device portions like (from the top) emitter tungsten contact, Si emitter, SiGe base, and Si volume surrounded by ST. This deleterious effect can be included by using, e.g., the simple analytical method proposed in [Tor00], which leads to a reduced anisotropic thermal conductivity with $x$-dependent components given by:

$$\frac{k_{y,x}(x')}{k_{\text{Si, doped}}(k_{\text{SiGe, doped}}, k_{\text{contact}})} = 1 - \frac{1}{2} \exp \left[-\left(\frac{x'}{x_{\text{chary}}}ight)^{0.75}\right] \tag{5.22}$$

$$\frac{k_x(x')}{k_{\text{Si, doped}}(k_{\text{SiGe, doped}}, k_{\text{contact}})} = 1 - \frac{1}{2} \exp \left[-\left(\frac{1-x'}{x_{\text{charx}}}ight)^{0.95}\right] \tag{5.23}$$

where $x' = x/W$, $W$ being the layer width (along $y$), $x_{\text{chary}} = 0.32 \cdot \Lambda/W$ and $x_{\text{charx}} = 0.72 \cdot \Lambda/W$, $\Lambda$ being the mean free path for phonons (equal to 300 nm in Si and SiGe layers, and to 40 nm in the tungsten emitter contact).

It must be remarked that only Equation (5.20) was accounted for in [dAl10].
Figure 5.28  Thermal resistances as a function of emitter width for IFX devices sharing $L_E = 2.73 \, \mu m$: experimental (squares) values are compared with those calculated through the simulation approaches A (circles), B (triangles), C (flipped triangles), D (rhombi), and E (left-oriented triangles).

As discussed in [dAl16], Comsol steady-state simulations were performed by applying an adiabatic boundary condition at the top and lateral faces of the structure, and an isothermal condition on the backside ($T_B = T_0$). The thermal resistance was determined by evaluating the average of the temperature field over the base–emitter junction, which mostly influences the behavior and performance of the device [Zha96], subtracting $T_0$ and normalizing to the dissipated power ($P_D$). Results corresponding to DUTs with different $W_E$s and sharing $L_E = 2.73 \, \mu m$ are reported in Figure 5.28, which shows:

- the $R_{TH}$s determined through the improved experimental technique outlined in the section “Experimental $R_{TH}$ Extraction”;
- the $R_{TH}$s simulated with Comsol by considering the full advanced approach described above (denoted as approach A), i.e., by including the BEOL architecture and accounting for the non-uniform power density pattern and the conductivity degradation mechanisms;
- the $R_{TH}$s calculated with Comsol by modeling the power dissipating region through a standard parallelepiped-shaped source with uniform power density, while considering all other effects and the BEOL structure (approach B);
- the $R_{TH}$s computed with Comsol by accounting for a heat source with non-uniform power density and replacing the metal in the BEOL
architecture with SiO$_2$ so as to virtually exclude it, while including the first-level tungsten contacts only (approach C); 
- the $R_{THS}$ evaluated with Comsol by restoring the BEOL, and considering uncorrected “bulk” values for the thermal conductivities and a standard parallelepiped-based heat source (approach D); 
- the $R_{THS}$ computed with Comsol by disregarding the above effects and excluding the BEOL so as to emulate a traditional simulation technique (approach E).

By using approach A, the $R_{TH}$ of the device with $W_E = 0.13 \ \mu m$ was calculated to be 6,437 K/W, which is in fairly good agreement (–5.3\%) with the experimental value (6,800 K/W); conversely, a relatively high underestimation (–15\%) was obtained for the widest ($W_E = 0.55 \ \mu m$) device, the numerical and measured $R_{THS}$ being 4,333 K/W and 5,100 K/W, respectively.

A post-processing analysis revealed a markedly non-uniform temperature distribution along $x$ over the base–emitter junction compared to low-$W_E$ transistors, which can be ascribed to the concurrent action of the low $k_{SiGe}$ and the narrow tungsten emitter contact (the width of which does not scale with $W_E$). As a consequence, the evaluation of $R_{TH}$ with a standard geometrical $\Delta T_j$ average over the whole junction is likely to be incorrect, and the accuracy should be improved by developing more complex averaging approaches that would lead to a higher FEM $R_{TH}$. If approach B (with the traditional heat source representation) is adopted, the numerical $R_{TH}$ lowers (compared to A) from –9\% for the HBT with $W_E = 0.13 \ \mu m$ to –5.9\% for the one with $W_E = 0.55 \ \mu m$, where the base–emitter temperature is non-uniform. Hence, it can be stated that the heat source representation plays a significant role.

By making use of the BEOL-free approach C (upward heat flow almost annihilated), the FEM $R_{TH}$ of the transistor with $W_E = 0.13 \ \mu m$ grows to 8,712 K/W, which corresponds to +28\% with respect to the experimental value; this means that, although the low-conductivity SiGe base and Si emitter concur to limit the upward heat flow, the BEOL effectively extracts heat from the emitter. This mechanism is also amplified by the doping-affected conductivity of sub-collector, which counteracts the downward heat propagation. Similar considerations hold for the other narrow HBTs, whereas for the device with $W_E = 0.55 \ \mu m$ the lower overestimation (+14\%) can be again attributed to the too simple geometrical averaging procedure for the junction temperature field. By exploiting approach D, the DUTs enjoy an exacerbated cooling effect dictated by the BEOL architecture and the adoption of the “bulk” thermal conductivity of Si, which favor both the
downward and upward heat flow. Consequently, the FEM $R_{\text{THS}}$ are far lower (about $-45\%$) than the experimental counterparts. As expected, employing the traditional approach $E$ leads to an underestimation of about $-20\%$ regardless of $W_E$, since the deactivation of the $k$ reduction mechanisms (which would imply a heating effect) prevails over the BEOL absence (which would instead cool down the device).

### 5.4.3 Scaling Considerations

Thermal effects in SiGe HBTs still need to be included in the circuit design process via suitable compact models, which require a geometry-scalable lumped description of the thermal resistance, i.e., an expression of $R_{\text{TH}}$ as a function of $W_E$ and $L_E$ for a given technology stage.

The following simple law was proposed for HICUM/L2 [Sch13]:

$$R_{\text{TH}} = \frac{R_{\text{TH0}}}{1 + a_W W_E + a_L L_E}$$

(5.24)

where $R_{\text{TH0}}$ [K/W], $a_W$ [$\mu$m$^{-1}$], $a_L$ [$\mu$m$^{-1}$] are fitting parameters. Another formulation, conceived for Mextram504, relies on the preliminary knowledge (from experiments) of the thermal resistance ($R_{\text{THref}}$) of a reference transistor, and three dimensionless fitting parameters ($b_A$, $b_W$, $b_L$) to be calibrated [Wu06a, Wu06b]:

$$R_{\text{TH}} = \frac{R_{\text{THref}}}{1 + b_A \left(\frac{W_E L_E}{W_{\text{Eref}} L_{\text{Eref}}} - 1\right) + b_W \left(\frac{W_E}{W_{\text{Eref}}} - 1\right) + b_L \left(\frac{L_E}{L_{\text{Eref}}} - 1\right)}$$

(5.25)

Lastly, a more sophisticated model was developed by resorting to the following procedure. The exact closed-form solution to the heat transfer equation for a rectangle-shaped indefinitely-thin heat source (THS) with area $W_E \times L_E$ located on the adiabatic top surface of a semi-infinite homogeneous “bulk” domain (with thermal conductivity $k$) is given by [Rin00]

$$R_{\text{TH}} = \frac{1}{2\pi k} \left[ \frac{1}{L_E} \ln \left( \frac{L_E + \sqrt{W_E^2 + L_E^2}}{-L_E + \sqrt{W_E^2 + L_E^2}} \right) + \frac{1}{W_E} \ln \left( \frac{W_E + \sqrt{W_E^2 + L_E^2}}{-W_E + \sqrt{W_E^2 + L_E^2}} \right) \right]$$

(5.26)
It is worth noting that the width and length of the THS were assumed to coincide with the emitter ones, which is a reasonable assumption. Unfortunately, Equation (5.26) with \( k = 148 \text{ W/mK} \) (thermal conductivity of Si, as can be seen in Table 5.4) revealed to be unsuited for SiGe HBTs: the \( R_{TH} \) values were found to be about 65–75\% lower than the experimental counterparts (addressed later) although the cooling effect due to the upward heat flowing to the BEOL structure is not modeled. This means that the heating effect caused by the shallow/deep trenches filled with low thermal conductivity materials – not included in Equation (5.26) as well – plays a role more important than BEOL. Equation (5.26) can be recast in the form:

\[
R_{TH} = \frac{1}{2\pi k} \left[ \frac{1}{L_E} \ln \left( \frac{1 + \sqrt{\left( \frac{W_E}{L_E} \right)^2 + 1}}{-1 + \sqrt{\left( \frac{W_E}{L_E} \right)^2 + 1}} \right) + \frac{1}{W_E} \ln \left( \frac{\frac{W_E}{L_E} + \sqrt{\left( \frac{W_E}{L_E} \right)^2 + 1}}{-\frac{W_E}{L_E} + \sqrt{\left( \frac{W_E}{L_E} \right)^2 + 1}} \right) \right] \tag{5.27}
\]

If \( W_E/L_E \ll 1 \), the square root can be approximated with a first-order Taylor series expansion

\[
\sqrt{\left( \frac{W_E}{L_E} \right)^2 + 1} \approx 1 + \frac{1}{2} \left( \frac{W_E}{L_E} \right)^2 \tag{5.28}
\]

By substituting Equation (5.28) into (5.27) and neglecting the second-order terms, it is found that:

\[
R_{TH} \approx \frac{1}{2\pi k} \left\{ \frac{2}{L_E} \ln \left( 2 \frac{L_E}{W_E} \right) + \frac{1}{W_E} \left[ \ln \left( 1 + \frac{W_E}{L_E} \right) - \ln \left( 1 - \frac{W_E}{L_E} \right) \right] \right\} \tag{5.29}
\]

Finally, by expressing also the logarithms with a first-order Taylor series expansion, after some algebra,

\[
R_{TH} \approx \frac{1}{\pi k L_E} \left[ \ln \left( 2 \frac{L_E}{W_E} \right) + 1 \right] \tag{5.30}
\]

Equation (5.30) represents a good approximation of the exact (5.26) for heat sources with medium/high aspect ratio \( W_E/L_E \), while slightly losing accuracy
when $W_E \rightarrow L_E$. It was empirically demonstrated that Equation (5.30) can be extended to a wider range of $W_E$ values by introducing a correction term equal to 0.12 in the logarithm argument, which leads to:

$$R_{TH} = \frac{1}{\pi k L_E} \left[ \ln \left( 0.12 + 2 \frac{L_E}{W_E} \right) + 1 \right]$$  \hspace{1cm} (5.31)$$

In order to potentially predict the $L_E$ and $W_E$ dependence of the $R_{TH}$ for SiGe HBTs of a specific technology stage, Equation (5.31) was further generalized to [dAl14]:

$$R_{TH} = \frac{1}{\pi k L_E} \left[ \ln \left( c + c_R \frac{L_E}{W_E} \right) + 1 + \frac{c_W}{W_E} \right]$$  \hspace{1cm} (5.32)$$

where $c$, $c_R$, $c_W$ and the thermal conductivity ($k$) are fitting parameters. In particular, the term $c_W/W_E$ was introduced to ensure a good fitting over a broad $W_E$ span. It must be remarked that considering $k$ as a fitting parameter has physically sense in SiGe HBTs, since the heat emerging from the dissipation region propagates through various materials with different thermal conductivities (e.g., Si, SiGe, poly, oxide, and tungsten). Models (5.24), (5.25), and (5.32) with optimized parameters (see Table 5.5) were compared to experimental data determined with the approach described in the section “Experimental $R_{TH}$ Extraction” on set #2 devices for various $W_E$s and three emitter lengths in Figure 5.29.

Results can be summarized as follows: law (5.24) relying on three fitting parameters (the calibrated $R_{TH0}$ is well above the range of the experimental $R_{TH}$, and thus cannot be interpreted as a real thermal resistance) and (5.25) based on three fitting parameters plus a “reference” (measured) thermal resistance are suited to offer a fairly good matching with experimental data within a wide range of $L_E$ and $W_E$ values. Excellent agreement is provided by (5.32), which is an extended version of a formulation derived for homogeneous “bulk” domains, and makes use of four fitting parameters, one of which is thermal conductivity. Interestingly, it was found that the optimized $k$ value

<table>
<thead>
<tr>
<th>Model</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>(5.24) $R_{TH0} = 34.893$ K/W</td>
<td>$a_W = 4.46$ $\mu$m$^{-1}$, $a_L = 1.44$ $\mu$m$^{-1}$</td>
</tr>
<tr>
<td>(5.25) $R_{THref} = 3.570$ K/W</td>
<td>$b_A = 0.034$, $b_W = 0.045$, $b_L = 0.792$</td>
</tr>
<tr>
<td>$(W_E \times L_E = 0.14 \times 5.69$ $\mu$m$^2$)</td>
<td></td>
</tr>
<tr>
<td>(5.32) $c = 0.97$</td>
<td>$c_R = 1.265$, $c_W = 0.0166$, $k = 80$ W/mK</td>
</tr>
</tbody>
</table>
Figure 5.29  Comparison between scalable models (5.24) (dashed lines), (5.25) (dotted), (5.32) (solid) with calibrated parameters, and experimental $R_{TH}$ (symbols) for set #2 transistors.

(80 W/mK) is lower than the Si counterpart, which is physically reasonable since the lateral heat propagation is mostly influenced by shallow/deep trenches filled with the low-conductivity materials like poly and oxide.

References


Reliability


6

Millimeter-wave Circuits and Applications

A. Mukherjee\textsuperscript{1}, W. Liang\textsuperscript{1}, M. Schröter\textsuperscript{1,2}, U. Pfeiffer\textsuperscript{3}, R. Jain\textsuperscript{3}, J. Grzyb\textsuperscript{3} and P. Hillger\textsuperscript{3}

\textsuperscript{1}Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Germany
\textsuperscript{2}Department of Electrical and Computer Engineering, University of California at San Diego, USA
\textsuperscript{3}Institute for High-Frequency and Communication Technology (IHCT), University of Wuppertal, Germany

6.1 Millimeter-wave Benchmark Circuits and Building Blocks

A. Mukherjee, W. Liang and M. Schröter

The continuous progress of SiGe:C HBT BiCMOS process technology paves the way for high-volume low-cost mm-wave and sub-mm-wave applications. The design of the corresponding high-frequency (HF) integrated circuits requires accurate compact models for both active and passive devices. Especially, the compact models for active devices must cover many physical effects occurring in advanced process technologies and address a wide bias, temperature, and geometry range as well as high-frequency (HF) effects such as non-quasi-static delay and substrate coupling. Devices used in HF circuits typically operate at 3 to 10 times the circuit speed due to the harmonics generated within the circuits that ultimately determine the signal shape. The verification of compact models at such a high speed has become a major issue since device measurement capability has not kept pace with process and circuit development. While there has been some effort toward extending small-signal (S-parameter) measurement capability toward several 100 GHz, direct experimental verification of compact models for large-signal operation at mm- and sub-mm-wave frequencies still appears illusive. For instance, load-pull measurements beyond 50 GHz are not only difficult and expensive but also do not provide any phase shift information, which is important for describing time-dependent large-signal switching correctly.
The demand for model accuracy to ensure one-pass success for saving R&D cost in mm-wave and sub-mm-wave circuit design forces compact models of transistors to undergo tests in a vast range of operating conditions instead of merely verifying typical device characteristics. Therefore, model verification has been extended to small circuits in which transistor operation can be tested under realistic application-relevant conditions. These circuits comprise benchmark blocks and small building blocks of larger systems.

Benchmark circuits on the one hand have to be sufficiently simple so as to avoid masking compact transistor model deficiencies by other effects, but should on the other hand resemble the typical transistor operation in related larger circuit building blocks. A well-selected set of benchmark circuits should allow the transistors (and their associated models) to be exercised in application-relevant operating modes beyond the typical standard device characteristics measured in a characterization lab. In addition, the same benchmark circuits can also be employed for evaluating process performance and for detecting processing issues in terms of the targeted applications during the process development phase.

The circuit building blocks are concerned with practical needs toward, e.g., lowering power consumption or utilizing the transistor non-linearity for harmonic power generation in mm-wave circuits. Here, transistor operation in extreme regions is of interest, e.g., at low collector–emitter voltages (i.e., at significantly forward-biased base–collector junction) or beyond the open-base breakdown voltage. The related building blocks target competitive figures of merit (FoMs) and serve also for demonstrating the process technology’s capability.

Using these relatively small circuits for the above-mentioned purposes has so far been hampered by various factors. On one side, modeling and process engineers lack the necessary circuit design expertise and on the other side circuit designers have little interest in designing, from their perspective, relatively simple circuits. In DOTSEVEN, for the first time, an attempt was started to better bridge these two worlds by fabricating a set of circuit blocks partially designed by the modeling community of the project. The experimental results of the various circuits were then compared with simulations in order to establish a solid understanding of the accuracy of the compact models under circuit-relevant constraints. Several examples are presented below.

6.1.1 Benchmark Circuits

A. Broadband amplifier using a Darlington pair

The broadband amplifier (BBA) is an integral part of both wireless and wireline communication systems. Figure 6.1 depicts two variants of the BBA
schematic, with their input and output matched to the 50 Ω system impedance. This type of amplifier generally shows a low-pass behavior, i.e., it provides its maximum gain at low frequencies. Here, the BBA topology is derived from the basic Darlington configuration [Mukh16, Gray08, Vera13, Vera14], but uses a modified Darlington pair consisting of an emitter follower and a common emitter transistor.

The degeneration resistance \( R_{E1} \) actually increases the terminal impedance of the stage and can at the same time be used to bias the transistor \( Q1 \). The advantage of the Darlington configuration over a simple single degenerated stage is that an appropriate choice of \( R_{E1} \) yields a current gain bandwidth which can approach twice that of a single stage [Armi89].

The operating points of the transistors are adjusted, as shown in the schematic, through external bias-Tees and the resistor (\( R_{E1} \)). The feedback resistance (\( R_F \)) allows adjusting the gain flatness. One of the main aspects of benchmark circuits is the need to be able to quickly design them, preferably by modeling or process engineers. This requires the development of a generic design procedure [Mukh16], which may not achieve world-record performance but guarantees a working circuit that meets the circuit purposes. Such a procedure is given below:

1. The design starts with choosing \( V_{CC} \) at or near \( BV_{CEO} \) as specified by the corresponding process design kit (PDK) documentation.
2. Both the transistors are biased at \( J_C(f_{T,peak}) \) according to the \( f_T - J_C \) plot (cf. Figure 6.2). The corresponding \( V_{BE} \) values determine \( V_{BB} = V_{BE1} + V_{BE2} \).
3. As no explicit input and out matching network is used in the circuit, the emitter length of \( Q1 \) is adjusted so as to make the real part of the input
impedance 50 Ω. For both transistors the minimum emitter width should be used.

4. Since Q1 is operated as emitter follower, the current through $R_{E1}$ is much larger than the base current into Q2 so that $R_{E1} \approx V_{BE2}/I_{C1}$.

5. The initial emitter length of Q2 can then be chosen similar to Q1, but needs to be adjusted according to its larger $V_{CE}$ to maintain operation at $J_C(f_{T,peak})$.

6. The initial value of $R_F$ can be obtained from, $R_F/[1 - S_{21}(f = 0)] = 50 \Omega$.

7. To enhance the bandwidth of the amplifier, a peaking inductor ($L_P$) can be added in series to the input of Q1. The value of $L_P$ can be calculated from the resonance condition at the input of Q1, knowing its input impedance, and at the 3 dB frequency of the gain of the BBA without peaking inductance. The value can be calculated by $L_P = \frac{\text{Imag}(Z_{in})}{2\pi f_{3dB}}$, where $f_{3dB}$ is the original 3 dB frequency of the amplifier.

8. Further optimization of the circuit is required after EM simulation of the entire circuit.

Two variants, with and without the peaking inductor, of the BBA were fabricated in IHP’s first DOTSEVEN technology run. The backend of that process offered seven metal layers with five thin metals and two thick top metal layers [IHP03]. Important transistor characteristics along with the comparison to the compact model data are shown in Figure 6.2.

The “topmetal2” of the process has been used to realize the inductor and the other required transmission line interconnects. Both amplifier versions were configured for on-wafer measurements using GSG probes along with DC biasing through bias-Tees. The die micrographs of the two amplifiers

![Figure 6.2](image.png)

**Figure 6.2** Comparison between measured data (symbols) and compact model HICUM/L2 results (lines). (a) Transit frequency $f_T$ vs. $J_C$ for different $V_{BC}$ values. (b) Transconductance $g_m$ vs. frequency for $V_{BC} = 0V$ and at different $J_C = (1, 5, 10, 20)$ mA/µm².
are shown in Figure 6.3. The total die area of the individual amplifiers is just 0.05 mm$^2$ and fits into regular HF GSG pads also used for transistor characterization. The two amplifiers were biased with a single supply voltage of 1.8 V.

The S-parameters were measured using a Keysight PNA-L5235A with 110 GHz extenders. The measurement includes effects of pad parasitics, on-chip transmission lines connecting input and output and other components of the amplifier layout, i.e., no de-embedding of those elements was performed. The small signal gain $S_{21}$ in the frequency range of 0.5–110 GHz along with a comparison with post-layout simulation is shown in the Figure 6.4.

The measurement shows a bandwidth of 78 GHz for the BBA without peaking inductor and of 109 GHz for the amplifier with peaking inductor. The measured stability factors for both amplifier versions are shown in

![Figure 6.3](image)

**Figure 6.3** Die photograph of the BBA (a) with and (b) without peaking inductor. The chip size in both cases is (0.245 × 0.18) mm$^2$.

![Figure 6.4](image)

**Figure 6.4** (a) Small-signal gain and (b) stability factor of the BBA with and without peaking inductor: comparison between simulation (lines) and measurement (symbols).
Figure 6.4(b) and ensure unconditional stability. The simulations agree quite well with the measurements.

Transistor models for advanced SiGe HBTs have to cover many physical effects in order to achieve the desired accuracy for enabling first-pass design. The resulting model complexity makes it difficult to understand the impact of each physical effect or model parameter on circuit performance under realistic operating conditions. Knowing this dependence is important for model developers, circuit designers, and process engineers. Therefore, a sensitivity analysis was performed by analyzing the changes of the relevant circuit FoMs with respect to variations in model parameters. For the BBA here, the gain (\(S_{21}\)), the input and output reflection coefficients \(S_{11}\) and \(S_{22}\), the stability factor \(k\), and the bandwidth were selected as the important FoMs. The model parameters of the two transistors (Q1 and Q2) were varied separately to identify the model parameters that are most influential on the above-mentioned FoMs. The Figure 6.5(a) displays the maximum relative sensitivity of the above mentioned FoMs for those model parameters of Q2 that cause changes of more than 5% in at least one of the FoMs as a response to a \(\pm 20\%\) change in the respective model parameter. Figure 6.5(b) shows for Q1 the three model parameters that have the highest impact in at least one of the FoMs.

It can be observed in Figure 6.5 that the emitter resistance (\(r_e\)), the low-current transit time (\(t_0\)), and the thermal resistance (\(r_{th}\)) of Q2 have the biggest impact. \(r_e\) causes a large change in input return loss as a small change in its value directly affects the corresponding BE-voltage of the transistor. The emitter resistance (\(r_e\)) of Q1 also shows considerable impact on input return loss but its contribution is masked by the large value of \(R_{E1}\) in series.

![Figure 6.5](image.png)  
**Figure 6.5** Sensitivity of the series peaked BBA performance parameters with respect to HICUM model parameters for the transistors (a) Q1 and (b) Q2.
The influence of $t\theta$ is caused by the associated diffusion capacitance ($S_{11}$), which dominates the input capacitance, and the base–collector voltage-dependent mobile charge in the transfer current, impacting the output conductance and thus $S_{22}$. Interestingly, the bandwidth is mostly impacted by $r_{th}$ of the second transistor Q2. The sensitivity analysis of the BBA without series peaking inductance shows a very similar trend and thus is not shown here.

B. W-band low-noise amplifier (LNA)

In this section, the design and implementation of a wide-band LNA for the frequency range of 90–110 GHz is described. The architecture employed here includes a shunt–shunt feedback resistor along with an input matching LC π-network and a post-cascode series peaking inductor [Lin07]. The basic idea of the π-network is to add a low-pass filter at the input side of the LNA [Lin07]. It enables the input impedance of the LNA to be matched with the source impedance (50 $\Omega$) when the input frequency is less than the cutoff frequency of the low-pass filter,

$$f \leq \frac{1}{2\pi \sqrt{L_B C_1}}$$  \hspace{1cm} (6.1)

Considering the equivalent circuit (EC) as shown in Figure 6.6(b), the input impedance ($Z_{in}$) can be written as,

$$Z_{in} = \frac{s^2 R_f C_\pi L_B + sL_B + R_f}{s^3 R_f C_{in} C_\pi L_B + s^2 L_B C_{in} + sR_f (C_{in} + C_\pi) + 1}.$$  \hspace{1cm} (6.2)

Setting $Z_{in} = 50 \, \Omega$ and with $s = j\omega$, the above equation can be solved for two frequencies with perfect input impedance matching,

Figure 6.6  (a) LNA with π-network for input matching, (b) small signal equivalent circuit of the LNA with feedback resistance $R_{FB}$ and input matching elements.
\[ \omega_1 = 0 \quad (6.3) \]

\[ \omega_2 = \sqrt{\frac{2}{L_B C_\pi} - \frac{1}{Z_0^2 C_\pi^2}} \quad (6.4) \]

For the design of the LNA the cascode configuration is adopted due to its better reverse isolation and higher small-signal gain. The optimum DC bias voltage for the common-emitter transistor was found from the \( NF_{\text{min}} \) vs. \( J_C \) measurement (cf. Figure 6.7) of a separately measured single-emitter transistor.

Figure 6.8 shows the schematic of the implemented wide-band LNA.

**Figure 6.7** \( NF \) and \( NF_{\text{min}} \) versus \( J_C \) for a SiGe HBT with \( A_{E0} = 0.7 \times 0.9 \ \mu m^2 \) for \( V_{CE} = 1.2 \ V \) at \( f = 90 \ GHz \).

**Figure 6.8** Schematic of the single-stage wide-band (90–110 GHz) LNA.
At mm-wave frequencies, the layout of the circuit plays a pivotal role for the circuit performance. Initially both transistors were contacted up to top metal. The insertion of the series inductor $L_B$ and parallel capacitor $C_{\text{in}}$ compensates for the effect of the input capacitance $C_\pi$. This strategy produces a third-order ladder type low-pass filter network which can reduce the imaginary part of $Y_{11}$ and hence increase the input-matching bandwidth [Lin07]. The initial values of $L_B$ and $C_{\text{in}}$ were calculated with the help of Equation (6.4) and can be further adjusted for optimized performance. $C_{\text{in}}$ was implemented using the MIM capacitor between metal5 and topmetal1. At the desired high frequencies, $L_B$ was realized using the available topmetal2 of the process. A small degeneration inductor $L_E$ (\sim 20 pH), implemented as a metal line, was added to ensure good linearity and better stability [Ko96, Afsh06]. After several simulation iterations, the value of $R_F$ was fixed to 415 \Omega.

The output matching network consists of $L_C$ and $C_2$, the values of which were carefully chosen to provide $S_{22}$ matching over the frequency range of interest. A small peaking inductor $L_P$ was added to achieve a better small-signal gain ($S_{21}$) flatness. All interconnects between the passive elements were realized with topmetal2 and were EM-simulated to include the effects of the layout parasitics. The base biases of the two transistors were fed through 3 k\Omega resistors that use unsalicided, p-doped gate polysilicon as resistor material [IHP03].

Depending on the biasing of this circuit different results are obtained. One goal here was to verify the compact model for low-power applications operating in saturation. Therefore, the DC bias values at the base terminals were chosen as $V_{B1} = 0.94$ V and $V_{B2} = 1.6$ V, respectively. Together with a supply voltage ($V_{CC}$) of 1.4 V this ensured that both transistors work in the “saturation region”, i.e., with positive external $V_{BC}$ of about 0.23 V.

The on-wafer S-parameter measurements were performed using a Keysight PNA-L5235A with 110 GHz extenders. The noise of the amplifier was measured at the IMS lab in Bordeaux, France. Figure 6.9 shows the S-parameters of the fabricated amplifier along with circuit simulation. The moderate performance of $S_{22}$ up to 80 GHz affects the output reflection coefficient of the measurement equipment. Generally, the agreement between measurement and simulation is quite satisfactory though.

The noise measurement was performed from 75 GHz to 90 GHz, which was the highest frequency range for which a noise source and respective measurement equipment were available. The measured $NF$ at 90 GHz is 5 dB,
Figure 6.9 (a) Small-signal results of the wide-band LNA: comparison between measurement (dashed lines) and simulation with HICUM/L2 (solid lines). (b) Corresponding frequency-dependent noise figure $NF$: comparison between measurements (symbols) and simulation of (blue line) and $NF_{\text{min}}$ (red dashed line).

which is slightly less than simulated. The simulation was performed with the noise-correlation model turned on.

Figure 6.10 shows the results of a sensitivity analysis for the designed LNA where the model parameters of the two transistors Q1 and Q2 were varied separately. In case of transistor Q1, the impacts of only those model parameters are shown that cause the maximum relative sensitivity of the relevant FoMs to vary at least 4% in response to a parameter variation in the range of ±20%. In case of Q2 the three most influential model parameters are shown.

Figure 6.10 Sensitivity of the wideband LNA performance parameters with respect to HICUM model parameters for the transistors (a) Q1 and (b) Q2.
It can be observed from the above figure that the low-current transit time \( t_0 \) and the associated delay time of the transfer current \( (alit \cdot t_0) \) of Q1 and Q2 have the biggest impact on mainly the noise figure (NF). The delay time enters the sensitivity through the noise correlation. The gain of the cascode amplifier is basically controlled by the CE transistor (Q1) rather than the transistor in CB mode (Q2). The emitter resistance \( (r_e) \) of Q1 mostly impacts the input reflection and gain. Generally, the FoMs are less sensitive though to the parameters of Q2 compared to those of Q1.

It must be mentioned here that in this sensitivity study the model parameters are varied individually, i.e., their correlation through process and structural parameters of the transistor were ignored [Schr05]. A study including the correlations can be done using a special transistor scaling tool [Schr99].

The performance of LNAs can be compared through the following FoM,

\[
F_{oM_{LNA}} = \frac{\text{Bandwidth (GHz)} \times \text{Gain (dB)}}{(F_{\text{avg}} - 1) \times P_{\text{DC}}(mW)},
\]

where, \( F_{\text{avg}} \) is the average noise factor within the band and \( P_{\text{DC}} \) is the DC power dissipation of the circuit. In this FoM, the gain in decibels used as the power consumption is proportional to gain in decibels [Sato10]. Table 6.1 compares the performance of this LNA with other state-of-the-art broadband mm-wave LNAs reported recently. Despite operation in saturation, the performance compares reasonably to the other designs and its FoM is only exceeded by an 80 nm HEMT amplifier.

### 6.1.2 Circuit Building Blocks

So far, some results going along this direction have been reported. In [Seth11, Inan14], LNAs for the 8–12 GHz and 10–22 GHz bands were designed with reduced supply voltages. At a higher frequency, a 65 GHz LNA was implemented in a 130 nm SiGe HBT process in [Agar14]. A 53.5 GHz SiGe HBT oscillator with only 0.5 V supply voltage was reported in [Sah14]. In the following context, the design of a W-band low-power LNA is presented, which uses an ultra-low supply voltage \( (V_{\text{CC}} = 0.5 \text{ V}) \). This work aims to give an example showing how far the DC power consumption can be reduced while maintaining meaningful circuit performance for a mm-wave LNA with HBT transistors biased in the saturation region. The impact of varying transistor series resistances on voltage gain, minimum noise figure
<table>
<thead>
<tr>
<th>Reference</th>
<th>Tech</th>
<th>$f_T/f_{MAX}$ (GHz)</th>
<th>Topology</th>
<th>$3$ dB BW (GHz)</th>
<th>Gain (dB)</th>
<th>$NF$ (dB)</th>
<th>$\text{OP}_{1dB}$ (dBm)</th>
<th>DC (mW)</th>
<th>FOM</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Kiss10]</td>
<td>SiGe:C HBT</td>
<td>220/285</td>
<td>2-stage CE</td>
<td>55–77 (33%)</td>
<td>20</td>
<td>5.8 (est)</td>
<td>3</td>
<td>40</td>
<td>3.92</td>
</tr>
<tr>
<td>[Gilr11]</td>
<td>0.18µ BiCMOS</td>
<td>200/200</td>
<td>5-stage CE</td>
<td>69–95 (31%)</td>
<td>20</td>
<td>&lt;12</td>
<td>–</td>
<td>63</td>
<td>0.917</td>
</tr>
<tr>
<td>[May10]</td>
<td>0.12µ BiCMOS</td>
<td>200/265</td>
<td>5-stage CE</td>
<td>82–100 (20%)</td>
<td>27</td>
<td>8*</td>
<td>–</td>
<td>27.6</td>
<td>3.31</td>
</tr>
<tr>
<td>[Chen12]</td>
<td>0.18 µ BiCMOS</td>
<td>200/180</td>
<td>4-stage cascode</td>
<td>86–106 (21%)</td>
<td>25</td>
<td>&lt;9</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>[Sato10]</td>
<td>80 nm InP HEMT</td>
<td>380/283</td>
<td>3-stage CG</td>
<td>68–110 (47%)</td>
<td>18</td>
<td>3.5</td>
<td>–4</td>
<td>12</td>
<td>50.85</td>
</tr>
<tr>
<td>[Koch10]</td>
<td>100 n InAlAs mHEMT</td>
<td>200/300</td>
<td>4-stage CS</td>
<td>115–150 (26%)</td>
<td>15</td>
<td>5–6 (est)</td>
<td>–</td>
<td>35–40</td>
<td>5.42</td>
</tr>
<tr>
<td>[Zhan12]</td>
<td>0.13 µ BiCMOS</td>
<td>200/300</td>
<td>4-stage</td>
<td>132–160 (19%)</td>
<td>21</td>
<td>&lt;9.5*</td>
<td>–</td>
<td>14.5</td>
<td>5.84</td>
</tr>
<tr>
<td>[Liu13]</td>
<td>0.25 µ BiCMOS</td>
<td>180/220</td>
<td>2-stage cascode</td>
<td>47–77 (48%)</td>
<td>22.5</td>
<td>&lt;7.2</td>
<td>4.5*</td>
<td>52</td>
<td>4.35</td>
</tr>
<tr>
<td>[Liu13]</td>
<td>0.13 µ BiCMOS</td>
<td>250/300</td>
<td>2-stage cascode</td>
<td>70–140* (66%)</td>
<td>25</td>
<td>&lt;7#&lt;9*</td>
<td>1*</td>
<td>54</td>
<td>6.10</td>
</tr>
<tr>
<td><strong>This work</strong></td>
<td>0.13 µ BiCMOS</td>
<td>505/720</td>
<td>1-stage cascode</td>
<td>67–117 (54%)</td>
<td>12</td>
<td>&lt;9.6* 5 @90 GHz</td>
<td>0.49*</td>
<td>12</td>
<td>12.5</td>
</tr>
</tbody>
</table>
(NF_{min}), and third-order input intercept point (IIP3) is also investigated for this low-power LNA.

Furthermore, the design of a W-band frequency tripler with 0.5 V supply voltage is presented, aiming at an output signal at 96 GHz from a 32 GHz input signal with as low as possible DC power consumption. This frequency tripler could be used as a candidate for generating W-band signals, together with a fundamental-tone oscillator located at a much lower frequency, to alleviate the problem of directly designing a W-band oscillator with satisfactory performance. Comparison between simulated and experimental results is given to verify the accuracy of HICUM model parameters at W-band when transistors are used to design non-linear mm-wave circuits with a reduced supply voltage.

6.1.2.1 W-band low-noise amplifier (LNA) with 0.5 V supply voltage

IHP SG13G2 SiGe HBT technology was used for designing the LNA in this section. Figure 6.11(a) shows that a collector current density of more than 10 mA/\mu m^2 is needed to bias the HBT from this technology at its peak transit frequency (f_T). The corresponding base–emitter DC bias voltage (V_{BE}) can be obtained from Figure 6.11(b), which shows that at least 0.85 V is needed to achieve such a collector current density. Therefore, if the design of an LNA with ultra-low supply voltage is targeted (like V_{CC} = 0.5 V), then the transistor has to be biased in the saturation region (V_{BC} > 0.35 V). Figure 6.11(a) also implies that the HBT in this technology can still provide

![Figure 6.11](image)

(a) Transit frequency of an HBT from IHP SG13G2 versus its collector current density with V_{BC} = -0.5, 0, and 0.5 V. (b) Corresponding transfer characteristics.
Figure 6.12 Schematic of the three-stage common-emitter LNA.

an acceptable value for peak $f_T$ when $V_{BC}$ equals 0.5 V (around 260 GHz, compared with the value of around 320 GHz with $-0.5$ V $V_{BC}$ in the normal forward-active case). In other words, with a supply voltage as low as 0.5 V, this transistor still retains a decent speed for designing mm-wave circuits.

The topology of the LNA, shown in Figure 6.12, consists of three stages of common-emitter configuration with emitter–collector transformer feedback to improve reverse isolation and stability at high frequencies. Besides stability, the emitter series inductor also serves as part of the impedance matching network. The amplifier is biased with $V_b = 0.89$ V and $V_{cc} = 0.5$ V, while the total power consumption of the three stages is only 2.79 mW (1.86 mA for each stage). The topmost metal layer provided by the technology (TopMetal 2) is used to fabricate the transmission lines, whereas the lower metal layers (TopMetal 1, and Metal 5/4/3/2) are used for transitions going through different low-level layers. The bottom metal layer (Metal 1) is used as the ground plane all over the layout of the circuit. The LNA is designed with the aid of constant available power gain circles and constant NF circles of each stage.

Figure 6.13 illustrates the constant available power gain circles and constant NF circles of the transistor used in the first stage of the amplifier (without transformer feedback) at 94 GHz. The source impedance posed to the base of the transistor (transformed from a 50-$\Omega$ signal source by the input matching network) is selected as close to the center of the constant available power gain circles as possible for higher power gain, while the source impedance is also chosen as close to the center of the constant NF circles as possible for lower noise mismatch (leading to lower noise contribution by the
corresponding amplifier stage). Therefore, in practice a compromise has to be made between power matching and noise matching in an LNA design.

The measured and simulated S-parameter results of the three-stage amplifier are shown in Figure 6.14(a). With only 0.5 V collector supply voltage, this LNA can still provide 14.38 dB peak power gain at 91 GHz and more than 10 dB power gain over a frequency range from 86 GHz

**Figure 6.13** Constant available power gain circles (blue curves, from 6.15 dB to 5.35 dB with a 0.2 dB step) and constant NF circles (red curves, from 3.48 dB to 4.28 dB with a 0.2 dB step) for the first stage of the amplifier at 94 GHz.

**Figure 6.14** Measured (symbols) and simulated (lines) results of the W-band ultra-low power three-stage LNA: (a) S-parameters and (b) noise figure.
to 100 GHz. The measured and simulated NFs of the LNA are shown in Figure 6.14(b), where the correlated noise has been turned on (flcono = 1) and off (flcono = 0), respectively. The measured NF at 90 GHz is 5.44 dB. The measured input-referred 1 dB compression point is –21 dBm at 91 GHz. Fairly good agreement between measurement and simulation (especially for the S-parameter results) has been achieved, which verifies the accuracy of the compact model (HICUM/L2) with a forward-biased BC junction at high frequencies (W-band). Figure 6.14(b) also shows that including noise correlation is not negligible, when there is a demand to accurately capture the noise performance of amplifiers at W-band. Note that noise correlation increases with frequency.

To investigate the impact of transistor series resistances on the circuit performance of this LNA ($S_{21}$, $N_{\text{Fmin}}$, and IIP3), a sensitivity analysis was performed at 92 GHz for the emitter, base, and collector series resistances (±30% variation) as shown in Figure 6.15. The corresponding model

![Figure 6.15](image-url)  

**Figure 6.15** (a) Absolute sensitivity of LNA FoMs w.r.t. to series resistance variation. Detailed variation of (b) $S_{21}$, (c) minimum noise figure, (d) input referred third-order intercept point, all w.r.t. to series resistance variation.
Table 6.2 Performance summary of the W-band LNAs

| Reference | Technology | Freq (GHz) | $20\log_{10}|S_{21}|$ (dB) | $NF$ (dB) | $IIP_3$ (dBm)* | $P_{DC}$ (mW) |
|-----------|------------|------------|-----------------------------|-----------|----------------|---------------|
| [Ceti12]  | 45 nm CMOS | 95         | 10.7                        | 6         | 14.6           | 52            |
| [Vigi16]  | 28 nm CMOS | 90         | 28                          | 7         | -2.7           | 31.3          |
| [Sev10]   | 130 nm SiGe| 95         | 9                           | 8.6       | -5.3           | 13            |
| [May10]   | 120 nm SiGe| 95         | 23                          | 8         | N/A            | 28            |
| [Yang13]  | 90 nm SiGe | 90         | 19                          | 5.1       | -10.4          | 43            |
| [Ina14]   | 90 nm SiGe | 94         | 10                          | 4.2       | -1.9           | 8.8           |
| This work | 130 nm SiGe| 90         | 14.3                        | 5.44      | -9.1           | 2.79          |

*The listed $IIP_3$ results are estimated from the reported input-referred 1 dB compression points.

parameters are the zero-bias internal base resistance $r_{Bi0}$, the external base resistance $r_{Bx}$, the emitter resistance $r_E$, and the external collector resistance $r_{Cx}$. Regarding the sensitivity of the input-referred $IIP_3$, one would expect $r_E$ to have the largest impact on the linearity of an amplifier due to the series negative feedback introduced by this resistance. A reason for the less-than-expected change of $IIP_3$ may be that the impact of $r_E$ (8.16 Ω) is masked by that of the inductor in series at the emitter (cf. schematic in Figure 6.12), which has an impedance ($ω*L$) of 8 Ω at 92 GHz. The detailed variations of $S_{21}$, $NF_{min}$, and $IIP_3$ with regard to the variations of series resistances are shown in Figures 6.15(b–d). The fact that $r_{Bx}$ has the biggest impact on the FoMs confirms that, at least for the considered process technology, the maximum oscillation frequency is the more relevant standard device FoM.

The performance of this LNA, along with the comparison with other reported LNAs operating around 90 GHz, is summarized in Table 6.2. The results of this work clearly imply the option of operating transistors with very low collector supply voltage (0.5 V) while maintaining a reasonable power gain and NF performance at W-band.

6.1.2.2 W-band low-power frequency tripler

In this section, the design of a W-band low power frequency tripler is introduced. This frequency tripler is also designed in IHP SG13G2 SiGe HBT technology. The schematic of the core part of this frequency tripler is shown in Figure 6.16. The transistors used in the core harmonic generation cells have an emitter size of 0.07 μm × 0.9 μm × 3. The total DC power consumption (including the buffer amplifier) is 4.66 mW with a 0.5 V supply voltage [Lia17].
The topology of the tripler consists of two parts: the harmonic generation part and the output buffer amplifier part. Differential configuration is used in the harmonic generation part to suppress the even-order harmonic signal, with the use of on-chip baluns for single-ended-to-differential conversion. Extensive electromagnetic (EM) simulation was performed during this design as shown in Figure 6.17. The small-signal input/output return loss results are measured from one break-up harmonic generation cell as shown in Figure 6.18(a), which implies that the strongest output signal occurs at around
96 GHz with an input at around 32 GHz, which is as expected for the correct function of a W-band frequency tripler. The simulated and measured conversion loss results of the frequency tripler are shown in Figure 6.18(b), which shows a minimum conversion loss of 3.79 dB when generating a 96 GHz output signal. These conversion loss results are measured with only –10 dBm input signal over the frequency range of 26–36 GHz.

The performance of this frequency tripler is summarized in Table 6.3 along with the performance of some other reported W-band frequency triplers. The work in [Yeh13] has also demonstrated an ultra-low power frequency tripler using the injection-locking mechanism, but the required input signal power can be as high as 6 dBm, which will impose significant additional power consumption and design effort on the preceding circuit blocks. Looking at Table 6.3, it seems that the design of the frequency tripler in this work has proved the potential for utilizing high-speed SiGe HBT technology biased in the saturation region to implement a competitive

<table>
<thead>
<tr>
<th>Reference</th>
<th>Technology</th>
<th>Freq (GHz)</th>
<th>Pin (dBm)</th>
<th>Peak Conv. Gain (dB)</th>
<th>Harmonic Rejection (dB)</th>
<th>$P_{\text{DC}}$ (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Chen10]</td>
<td>65 nm CMOS</td>
<td>85–95.2</td>
<td>0</td>
<td>–13.5</td>
<td>&gt;30</td>
<td>19.8</td>
</tr>
<tr>
<td>[Wang12]</td>
<td>180 nm SiGe</td>
<td>96</td>
<td>0</td>
<td>–7</td>
<td>&gt;20</td>
<td>75</td>
</tr>
<tr>
<td>[Hung10]</td>
<td>150 nm mHEMT</td>
<td>72–114</td>
<td>14.5</td>
<td>–20</td>
<td>–</td>
<td>120</td>
</tr>
<tr>
<td>[Vish12]</td>
<td>90 nm CMOS</td>
<td>90–115</td>
<td>8</td>
<td>–2</td>
<td>–</td>
<td>17</td>
</tr>
<tr>
<td>[Yeh13]</td>
<td>90 nm CMOS</td>
<td>94</td>
<td>–1</td>
<td>–</td>
<td>&gt;20</td>
<td>3</td>
</tr>
<tr>
<td>This work</td>
<td>130 nm SiGe</td>
<td>88.5–103.5</td>
<td>–10</td>
<td>–3.79</td>
<td>&gt;30</td>
<td>4.66</td>
</tr>
</tbody>
</table>
W-band frequency tripler while greatly reducing the DC power consumption. Also note the relaxed and thus cost-efficient process node (130 nm) of the SiGe technology used here.

6.2 Millimeter-wave and Terahertz Systems

U. Pfeiffer, R. Jain, J. Grzyb and P. Hillger

With DOTSEVEN technology it becomes conceivable to realize high-speed circuits operating up to fundamental frequencies of 300 GHz and with utilization of higher harmonics (sub-harmonic operation) even beyond the intrinsic cutoff frequency of the active device. This is the portion of the electromagnetic spectrum, where millimeter-wave and terahertz-systems meet, and where advanced SiGe HBT technologies have a wide-range potential. For instance, the RF bandwidth in communication systems is typically in the order of 10% of the carrier frequency, at 300 GHz, this provides a wide absolute bandwidth of 30 GHz, enabling data-rates in the order of tens of gigabits per second. Similarly, future high-precision radars will profit from the abundant bandwidth at frequencies above 200 GHz and terahertz 3D computed tomography (CT) imagers can be entirely implemented in a silicon process technology. The design, simulation, and performance of this emerging application space are described in the following.

The section “240 GHz SiGe Chipset” describes a 240 GHz SiGe chipset for ultra-high data-rate communication at frequencies above 200 GHz. The high $f_{\text{MAX}}$ achieved in IHPs DOTSEVEN technology enabled the design of high-performance fundamentally operated 240 GHz transmitter (Tx) and receiver (Rx) chip-set fully packaged including an on-chip primary antenna coupled to a secondary low-loss hyper-hemispherical silicon lens antenna. A record data-rate of 40 Gbps for QPSK modulation was demonstrated.

The section “210–270 GHz Circularly Polarized Radar” describes a 240 GHz circularly polarized FMCW radar demonstrator in IHPs DOTSEVEN technology. It shows the highest operational bandwidth and range resolution reported for any silicon-based radar system. The proposed circular polarization concept additionally increases the SNR by 6 dB when compared to conventional radar implementations.

The process improvements in Infineon’s DOTSEVEN technology made it possible to implement an all-silicon terahertz 3D imager demonstrator presented in the section “0.5 THz Computed Tomography.” The main driving motor for this development was to showcase the potential of free-running triple-push oscillator source at around 500 GHz for high-quality absorption
measurements of hidden objects. The sources have been used together with custom asymmetric terahertz detectors to build a 3D terahertz CT system. This demonstrator is able to reconstruct 3D volume renders of hidden objects with an optically limited voxel resolution of around 2 mm × 2 mm. Contrary to previously demonstrated terahertz CT systems that typically use bulky and expensive III–V sources, the demonstrator is comprised solely of hardware fabricated in SiGe HBT technology from the DOTSEVEN project.

### 6.2.1 240 GHz SiGe Chipset

From an application perspective, the frequency upscaling above 200 GHz comes with a lot of benefits. A higher fractional bandwidth and a finer diffraction-limited spatial resolution both benefit the numerous applications ranging from high-data rate communication, RADAR imaging, and even spectroscopic characterization of the materials. The implementation of such systems requires wideband RF front-end components and wideband on-chip antennas. In this section, we present a generic 240 GHz Tx and Rx chipset which was developed under the DOTSEVEN project. This differential chipset operates in the quadrature mode, and the frequency of 240 GHz refers to the center frequency of the local oscillator (LO) signal, which was designed to be very wideband and tunable to make the chipset useful for a plethora of applications.

The block diagrams for both the Tx and Rx are shown in Figure 6.19 [Sarm16, Sarm16b]. The LO generation network consists of an active balun, a ×16 frequency multiplier followed by a three-stage power amplifier (PA), and a differential 90° hybrid. The active balun is used for single-ended to differential conversion of the single-ended low-frequency signal (13.75–17.25 GHz) applied from an external frequency synthesizer which drives the succeeding ×16 stage. The ×16 frequency multiplier circuit forms the core of the LO generation network and it consists of four cascaded frequency-doubler stages, which are staggered tuned in frequency to increase the operational bandwidth [Sarm13, Sarm14]. The LO signal thus generated is amplified with a three-stage PA and then passed through a passive wideband 90° hybrid coupler to generate the quadrature signal. In the Tx, the quadrature LO signal is mixed with external quadrature IF signal to generate a wideband RF which is boosted in power with a four-stage PA and is then radiated through an on-chip ring antenna into a hyper-hemispherical silicon lens and subsequently to the free space. Similarly, at the Rx, the RF signal travels from the lens-antenna to a three-stage PA and subsequently to IF down-conversion mixers. The quadrature LO generation network at the Rx is similar to that
of the Tx, and both Tx and Rx use on-chip 50-Ω differential buffers for the external IF interface [Sarm16b]. The bandwidth is further optimized with a specially designed high-speed printed circuit board (PCB), which will also be discussed later. Each of these circuit blocks is discussed individually in the subsequent sections. We also demonstrate an end-to-end communication system with a measured data rate of 30 Gbps with an EVM of 26% and 50 Gbps with an EVM of 29% for BPSK and QPSK modulation respectively, without applying any channel equalization or error correction techniques [Pedro17, Grz17b].

6.2.1.1 Wideband LO signal generation

Let us start discussing the design details for this chipset, starting with the LO generation circuitry which forms the core for both the Tx and the Rx. In this design, the frequency multiplication technique is used instead of...
a HF voltage-controlled oscillator (VCO) for LO-signal generation above 200 GHz. This preference was made based on the following reasons:

1. Frequency multipliers offer higher tuning range, higher usable bandwidth, and a flexible phase noise performance compared to the VCOs. At high-frequencies, the overall VCO tuning range is limited by the vector parasitics [Chi13].

2. A wideband tunable LO is also needed to realize a generic chipset which can be used across a spectrum of applications such as high-speed communication, material characterization, imaging, and frequency-modulated continuous wave (FMCW) RADAR [Sarm16, Grz16].

3. The often stated and major drawback of multiplier chains is that they have an overall higher power consumption. However, VCO-based LO sources also need additional frequency dividers, which increase their overall power consumption as well. A free running VCO is otherwise limited to the on–off keying (OOK) modulation with a poor spectral efficiency [Sarm14].

An expanded block diagram of the LO generation network is shown in Figure 6.20. The ×16 multiplier chain is composed of four cascaded doubler stages, each of which is based on the common Gilbert-cell topology where the RF and LO ports are supplied with the same signal for in-phase multiplication to extract the second harmonic. The three-stage PA is composed of pseudo-differential cascode topology which shall be discussed later.

The LO generation circuitry for a generic transceiver chipset must fulfill the following performance requirements:

1. To ensure the generic nature of the chipset, the LO signal must have a large bandwidth. While a system based on fixed or narrowband LO along with wideband mixers can amplifiers is suitable enough for communication applications, other applications such as FMCW radar require a wideband tunable LO source [Grz16].

![Figure 6.20](image_url) Block diagram of LO signal source consisting ×16 frequency multiplication over four cascaded frequency doublers (D1–D4) and a wideband three-stage PA, after [Sarm16].
2. As mentioned above, the power-hungry nature of the multiplier chains is often a major concern. The design must limit the power dissipation of the multiplier chain to as low as possible.

3. As the LO generation is based on harmonic extraction; the spectral purity of the multiplier chain is very important. Any spurious tones from the doubler stages reaching the mixer may start corrupting the IF thereby limiting the IF bandwidth.

4. The mixers need a minimum LO drive power of around 1 mW (0 dBm). Therefore, the generated LO signal power must be high enough to manage this power level along with the additional losses in the passive hybrid coupler.

For these reasons, the LO generation sub-system was designed to generate a power of at least 5 dBm over a 3 dB bandwidth of 40 GHz [Sarm14]. To understand the design further, we need to have a look at the circuit description of each component individually.

(A) x16 frequency multiplier

(i) Gilbert-cell frequency doubler

The circuit schematic for Gilbert-cell based unit doubler stage is shown in Figure 6.21. This topology is chosen due to an inherent differential operation and a high conversion gain (CG) as compared to a conventional class-B bias multiplier topology [Sarm11, Hung05, Oje11]. The capacitance $C_{\text{in}}$ couples the differential input signal from the transconductance stage ($Q1$, $Q2$) to the switching quad ($Q3$–$Q6$).

The inductors $L_b$ and $L_c$ are part of the input and output matching networks. These are implemented on-chip with shielded microstrip lines in the top most metal layer with lengths $l_b$ and $l_c$, respectively. Shielded microstrip lines limit the electric field coupling between different parts of the circuits. The values of the matching network elements are also provided in Figure 6.21. As the input and output of each doubler stage from D1 to D4 progressively shift to higher frequency, the design of each stage is optimized along the following guidelines [Sarm14, Sarm16]:

1. The early stages D1 and D2 operate at lower frequencies and therefore the effect of parasitics is less pronounced. This allows for saving of some chip area by omitting the bias inductor $L_b$ entirely in favor of a resistor $R_b$.

2. The transistor stages D1 + D2 are optimized for a high CG, which allows them to operate with a lower LO input power. This minimizes
the LO leakage associated with the inherent asymmetry of Gilbert-cell based frequency doublers, which may otherwise produce the spurious harmonics at the output of the multiplier chain.

3. The transistor sizing is determined at D4. The maximum transistor size is limited to $4 \times (0.96 \times 0.12) \ \mu m^2$ as any further scaling will require an accurate synthesis of a very small $L_c (<10 \ \text{pH})$ which is very difficult for an on-chip BEOL environment.

4. For all the doubler stages, the transistor sizes are kept constant (same as D4) to maintain a sufficient interstage drive power. The large transistors benefit the stages D1 and D2 as they lower the inductance $L_c$ required to tune out transistor parasitic capacitance, saving further chip area.

(ii) Interstage matching network

The design of interstage matching network among the stages D1–D4 is very crucial for achieving the desired wideband operation. The matching network must be tuned to the second harmonic of interest from the preceding stage for a doubler operation. Also, higher order even harmonics must be sufficiently attenuated; otherwise, they would exist in the pass-band of subsequent stages.

Another concern is the center frequency alignment between the stages. If the center frequencies of stages D1–D4 are perfectly aligned to consecutive
second-order harmonics with similar relative bandwidth, then the overall multiplier chain frequency roll-off becomes much sharper (as in the case of higher order filters) and thus the net bandwidth is reduced. The overall bandwidth $BW_{\text{overall}}$ of $N$ cascaded stages is related to the bandwidth $BW$ of single stage as $BW_{\text{overall}} = BW \times \sqrt{\frac{2^{1/N} - 1}{N}}$ [Ana04]. This implies that for a four-stage network, the overall 3 dB bandwidth corresponds to a mere 0.75 dB bandwidth of the individual stages, or the 3 dB bandwidth of the individual stages equates to the overall 12 dB bandwidth.

One trick to mitigate this limitation is to use a staggered frequency tuning, where the stages are deliberately misaligned for an overall smoother frequency roll-off [Sarm13, Sarm14]. The detailed interstage matching network used in this design is shown in Figure 6.22. The doublers D1 and D3 are tuned higher while D2 and D4 are tuned lower and this resulted in a much smoother roll-off beyond the 3 dB point. As shown in Figure 6.23, the peak CG at the output of D1, D2, D3, and D4 are at the frequencies of 35, 55, 130, and 230 GHz respectively. For D1–D2 and D2–D3, the interstage matching is such that the optimum impedance is transformed at the output of D1 and D2 at the second harmonic of interest. Additionally, it ensures that the impedance is low at the fourth and eighth harmonics for D1 (passband of D3 and D4) and at the fourth harmonic for D2 (passband of D4). For this design, the D3 output and the D4 input were matched to a 100-Ω differential impedance for the ease of breakout characterization and interfacing with other circuits. The simulated (large signal) output impedance at the output of each doubler considering the loading of the succeeding stages is shown in Figure 6.24. The low impedance at the undesired harmonics ensures sufficient harmonic rejection. The stagger

![Figure 6.22](image_url)  
**Figure 6.22** Interstage matching between the doubler stages of the multiplier chain for LO generation. The tuning inductance $L_c$ connected to the collector output is not shown, after [Sarm16]. Other parameter values are mentioned in the table in Figure 6.21.
The doublers D1 and D3 are tuned higher, while D2 and D4 are tuned lower, and this resulted in an overall flat response, after [Sarm16].

Frequency tuning between the stages resulted in an overall simulated 3 dB bandwidth of 50 GHz (210–260 GHz) with a peak output power of –2.8 dBm at 240 GHz. The overall multiplier chain along with the active balun at the input consumes about 720 mW of power [Sarm16].

(B) Power amplifier (PA)
The $\times16$ frequency multiplier is cascaded with a three-stage PA. A detailed schematic of the single stage of this PA is shown in Figure 6.25. The circuit architecture is based on pseudo-differential cascode amplifier. The cascode
**Figure 6.25** Schematic of the three-stage PA. The transistors Q1–Q4 have an emitter area of $8 \times (0.96 \times 0.12) \, \mu\text{m}^2$, after [Sarm16].

topology is a popular choice in high-frequency amplifier design. The use of common-base stage as a load to the common-emitter transistor in a cascode reduces the Miller capacitance, therefore improving the reverse isolation, stability and the ease of impedance matching. Also, the voltage swing for the PA is limited by the base–collector breakdown voltage ($BV_{CBO}$), which is larger than the collector–emitter breakdown voltage ($BV_{CEO}$) in a common-emitter configuration. A higher voltage swing allows for a higher saturated output $P_{sat}$ from the PA [Kerh15].

A general design outline for the PA is provided in [Sarm13b]. The differential configuration leads to a virtual ground at the base of the common-base stage of the cascode amplifier, which enables efficient and compact on-chip layout by relaxing the need for extensive on-chip decoupling capacitors. However, while a differential topology is expected to have a good common mode rejection, the design of a true differential amplifier requires an active tail current source. At frequencies reaching 200 GHz, the impedance of such current source becomes very low rendering it ineffective. Inductor-based current sources are also challenging as their low self-resonance frequency (SRF) limits the maximum synthesizable inductance, and the quarter wave transmission line-based inductors are inherently narrow band. Therefore, in this design, a pseudo-differential architecture is used where the common-emitter terminal is grounded and the base biasing is provided through the current mirrors. It becomes very challenging to implement the switching PAs at frequencies extending beyond 100 GHz due to the transistor parasitics
In this design, a low power gain of the device at the high operating frequency (beyond $f_{\text{MAX}}/2$) necessitates the use of class-A biasing for the PA.

In Figure 6.25, the emitter area of each of the transistors Q1–Q4 is $8 \times (0.96 \times 0.12) \, \mu\text{m}^2$. The emitter area and subsequently the power gain is therefore limited by the device parasitics. For larger device size, the required matched tuning inductor becomes too small (less than 10 pH) for on-chip implementation. The microstrip line-based inductor TL1, capacitor C1, and the coupled microstrip line CLIN2 are part of the output match, while CLIN1 is part of the input match [Sarm16]. A decoupling capacitor of 100 fF is used at the common base of transistors Q3–Q4 (not shown here) [Sarm16c].

To maximize the power, the optimum load impedance at the collector node ($R_{\text{opt}}$) must ensure a simultaneous maximization of the voltage and current swing. This can be derived from the loadline analysis and depends on the breakdown voltage and the maximum allowable current density [Ref]. The output resistance of the cascode $R_o$ should also be as high as possible to maximize the power delivered to the load [Ref]. However, due to the internal device parasitics, even when the reactance at the output node is tuned out, the output resistance shows a sharp reduction with frequency ($R_o \propto 1/f^2$) as shown in [Sarm13b]. In this case the loadline impedance match becomes inefficient and therefore instead a conjugate matching is used in this design.

For the multistage PA design, the device sizing is generally scaled from input to the output stages for handling progressively increasing RF power levels. However, this also requires a modified interstage matching network for each subsequent stage. In this design, the transistor sizes for all the stages are kept identical, which provides the flexibility to cascade multiple stages based on the gain requirements without a need for altering the interstage matching network. Identical stages also reduce the probability of frequency misalignment between different stages. Note that a four-stage variant of this PA is used in the Tx after the up-conversion mixer to increase the transmit power. For the interstage matching, the capacitor-coupled LC resonator technique is used [Shek06, Ana04, Nel32]. Here, the coupling capacitor C1 between the stages introduces an additional zero in the passband which improves the overall bandwidth.

The multiplier chain with the three-stage PA was characterized separately in a breakout structure using WR03 220–325 GHz ground-signal-ground (GSG) waveguide probes along with an on-chip wideband (210–280 GHz) Marchand Balun at the output. A DC–40 GHz GDG probe was used to provide a low-frequency (<20 GHz) input signal using an external frequency
synthesizer. An Erickson Calorimeter equipped with a WR03 waveguide taper was used for the absolute output power measurement for two different input LO power levels (−10 dBm and 0 dBm), and the results are shown in Figure 6.26 [Sarm14, Sarm16c]. For a −10 dBm input LO power, the peak output power is 6.4 dBm at 230 GHz, and the 3 dB RF bandwidth is 50 GHz (215–265 GHz). The output power remains constant for an input LO power of 0 dBm below the input frequency of 13.75 GHz due to some spurious harmonic generation. The LO generation network also shows a phase noise degradation of around 25 dB and consumes about 0.74 W of DC power.

(C) On-chip wideband quadrature coupler
For the quadrature operation, the LO form the PA is provided to a 3 dB 90° coupler. A simplified geometry of the on-chip quadrature coupler is shown in Figure 6.27. It is implemented using three buried metal layers. The coupler exploits a combination of broadside coupling between the strip conductors located on different metallization layers and edge coupling between adjacent strip conductors located on the same layers. The design is sized to minimize the propagation loss and equalization of the propagation speed for all propagating modes to ensure maximum operation bandwidth. The coupler operates along with differential 100-Ω grounded coplanar stripline feeds implemented on a thick top metal layer. The coupler was originally designed

![Figure 6.26](image_url)
for a duplex FMCW radar chipset [Grz15], and unlike the conventional couplers, the required circuit connections here favor the placement of Through and Coupled ports on the same side. Therefore, the EM structure is carefully optimized to minimize the layout asymmetry.

When employed in the transceiver chipset, one of the input ports of the coupler is terminated with a matched 100-Ω differential load impedance. This does not result in any additional losses, as the isolation between the input ports is more than –23 dB. The input return loss is less than –26 dB for a wide 160–340 GHz bandwidth (Figure 6.28). The simulated phase and amplitude imbalance between the quadrature output ports within this frequency band are better than 3° and 1.6 dB respectively.
6.2.1.2 Transmitter building blocks

Other than the common LO generation network, an up-conversion mixer at the Tx converts an external IF signal into the RF signal which is then boosted with a four-stage PA before radiating through the antenna. The relevant design criteria for the Tx thus are wideband RF and IF operation, as well as sufficient output power.

(A) Up-conversion mixer

The up-conversion mixer is based on the double-balanced Gilbert-cell topology due to its inherent differential operation, LO rejection, and high CG [Voin13]. In the circuit shown in Figure 6.29, the switching quads (Q1–Q4, Q7–Q10) are driven by the quadrature LO signal while the transconductance stages (Q5–Q6, Q11–Q12) are driven by the quadrature IF signal. The center taps for both inductors $L_b$ and $L_c$ are used for the DC biasing, where $L_b$ forms the part of LO matching network. Both the inductors $L_b$ and $L_c$ are implemented in TM1 (second from the top) metal layer as microstrip transmission lines [Sarm16c].

Since the LO drive power is limited, minimum-sized transistors were used at the switching quad stages to allow for a stronger switching and to reduce the parasitic capacitances. Here, the transistors with emitter areas $2 \times (0.96 \times 0.12) \, \mu m^2$ and $1 \times (0.96 \times 0.12) \, \mu m^2$ were used for the

![Up-conversion mixer schematic](image-url)
transconductance stages and the switching quads, respectively. Also, buffer stages with a shunt resistance of 50 Ω were added for a wideband match to the external IF. For these buffer amplifiers, the transistors with an emitter area of $4 \times (0.96 \times 0.12) \mu m^2$ are used for linearity reasons.

Note that the mixers are not characterized as separate breakouts, and it requires high-power LO above 200 GHz from external signal sources. To simulate this mixer, a 25 MHz, –5 dBm signal was applied at one of the IF channels. For a 240 GHz LO with 5 dBm power at the input of the 90° coupler, the simulated peak CG is 0.7 dB, $P_{\text{sat}}$ is –5 dBm, and $O_{\text{P1dB}}$ is –8 dBm. The simulated 3 dB IF and RF bandwidths are 38 GHz and 50 GHz, respectively [Sarm16c].

(B) Four-stage PA
The four-stage PA extends on the three-stage PA used in the LO generation network, with one identical additional stage. This PA was characterized as a separate breakout. At 230 GHz, the measured peak small-signal gain is 26 dB, 3 dB RF bandwidth is 28 GHz, and $S_{11} \leq -10$ dB between 215 and 255 GHz. For large signal measurements at 240 GHz, the PA provides a gain of 12.5 dB at compression, and the 1 dB compression points for input and output are –16.5 dBm and 3.7 dBm, respectively. Also, the measured $P_{\text{sat}} > 6$ dBm for the 220–260 GHz frequency range. Note that since the drive power of Tx PA is large, the large signal bandwidth is more applicable to communication links, and this is usually larger than the small signal bandwidth. The measured peak power-added efficiency (PAE) at 240 GHz is 1% [Sarm14].

6.2.1.3 Receiver building blocks
Noise is the primary concern for the Rx sensitivity. Therefore, along with a wideband IF and RF, a low NF at the Rx is very much desirable. At the Rx, the three-stage variant of the PA is used as a preamplifier. The center frequencies of both the three-stage and four-stage PAs are similar, and therefore the probability of frequency misalignment between the Tx and Rx becomes very low [Sarm16b]. Also, the small signal bandwidth of the preamplifier decides the Rx bandwidth when it is driven with a low power signal (as in the case of a communication system with Tx and Rx separated over a wide distance resulting in a large path loss). A three-stage PA shows a larger small signal bandwidth as compared to the four-stage PA and therefore it is preferred at the Rx, ensuring a wideband operation.
(A) Down-conversion mixer

The down-conversion mixer at the Rx end, also implemented with a double-balanced Gilbert-cell topology, is shown in Figure 6.30. The RF current at the transconductance stage (Q9–Q10) is fed by the input RF signal through the antenna and the pre-amplification PA, and this is shared between the I and Q switching quads (Q1–Q4 and Q5–Q8, respectively), which in turn are supplied with the quadrature LO signal from the on-chip wideband 90° coupler. Common-emitter buffers with a series resistance of 50 Ω are added at the IF outputs for a wideband match. The transistor sizes for the mixer and the buffers are identical to those of the up-conversion mixer at the Tx. The choice of load resistor $R_c$ determines the trade-off between the CG and the RC time constant-limited IF bandwidth at the collector output. The load resistor of 200 Ω used in this design corresponds to a simulated 3 dB IF bandwidth of 35 GHz and a peak CG of −0.5 dB. For a 33 MHz IF and 240 GHz, 5 dBm LO at the input of the quadrature coupler, the simulation predicts a 3 dB RF bandwidth of 52 GHz and a minimum NF of 14.2 dB. Also, both the simulated minimum LO power and IP$_{1dB}$ are around –2.5 dBm [Sarm16b, Sarm16c].

6.2.1.4 Antenna design

The linearly polarized on-chip antenna in the Tx and the Rx chipset is topologically similar to the differential wire ring topology [Grz12]. It consists of

![Figure 6.30](image-url)  
Figure 6.30  Schematic for the down-conversion mixer. Here, additional buffer stages were added to have 50-Ω input impedance required for wideband IF matching, after [Sarm16b].
two wire semi-rings connected along the center feed. For wideband operation, the feed is non-uniformly tapered using step-wise approximation [Grz17]. It is designed to illuminate a 9 mm-diameter silicon hyper-hemispherical lens through the chip backside. The lens reduces the influence of surface waves on the radiation efficiency and radiation patterns and inherently delivers a high gain to compensate for the high free-space propagation loss. The backside radiation offers significant advantages over the front-side radiation. The bandwidth is no longer limited by the distance of the ground plane (few µm) as in the case of front-side radiation. The form-factor reduction is by a factor of 3.3 (\(\sqrt{11}\) for silicon), which is 39% less than in the case of front-side radiation (\(\sqrt{3.9}\) for silicon-dioxide). Moreover, the ability to mount external silicon lens of different sizes gives the ability to have flexible application specific directivity. The lens extension is chosen to be close to the elliptical position with extension to radius ratio of 34.4%. The antenna provides a differential impedance of 100 Ω over a very wide bandwidth (\(S_{11} < -20\) dB over 180–330 GHz) [Sarm16]. The simulated cross-polarization is below 20 dB for differential operation. By providing a low impedance (4–5 Ω) for the common mode, radiation from the parasitic common-mode signal is minimized. It is also optimized for the minimization of mode conversion (differential to the common mode) and the simulated mode conversion is below 40 dB. The overall directivity of the antenna with the lens is 26.4 dBi at 240 GHz.

### 6.2.1.5 Packaging and high-speed PCB design

The chip-on-board (COB) technology is used for both Tx and Rx packaging. The entire chip-on-lens assembly is accommodated inside a recess on a PCB, and chip pads are connected to the PCB bond pads through the wirebond process. A heat sink with direct thermal contact to the silicon lens is also added to improve the heat dissipation away from the chip (Figure 6.33).

The high-frequency IF signal is the major concern while designing the PCB. The PCB material should have a low dispersion and low dielectric loss. Therefore, materials with low relative permittivity and low loss tangent are favored. Here, the ROGERS 4350B material from Rogers Corporation is used. This material is designated for high-frequency applications and it shows a permittivity \(\varepsilon_R\) and a loss tangent \(\tan\delta\) of 3.66 and 0.0037, respectively over DC-20 GHz frequency range. The choice of PCB thickness is a trade-off between the mechanical stability and the maximum allowed line width for the lowest impedance microstrip lines. Since the differential and quadrature IF routing lines must be highly symmetrical, very large trace widths cannot be
tolerated within a reasonable PCB area. Here, a PCB thickness of 0.388 mm is found to be optimum, with a 50-Ω microstrip line corresponding to a 0.718 mm width.

The wirebond connecting the chip to the PCB also limits the IF bandwidth. Therefore, a phase linear wideband matching filter needs to be implemented on the PCB. While the Bessel filters show the most linear phase response, the feasible component values limit the choice to maximally flat or Butterworth filter topology which still provides a more linear phase response as compared to the Chebyshev filters. For this purpose, an 8-section lumped parameter LC filter is synthesized using Richard transformation on an iterative basis [Pozar09], which takes into account the wire bond inductance (Figure 6.31) [Sarm16b].

Figure 6.32 shows the results from the full EM simulation of the filter. For this, the PCB and the chip ground pads are included to accurately model the ground return current. This simulation predicts an insertion loss ($S_{21}$) of $-0.5$ dB in the passband with a 3 dB bandwidth of 15 GHz. The input return loss ($S_{11}$) is less than $-10$ dB for up to 14 GHz and the group delay variation is less than 10% up to 9 GHz.

6.2.1.6 Tx and Rx characterization

The chip-micrograph of the Tx and Rx chipset with the on-chip antenna is shown in Figure 6.34 [Sarm16b]. For on-wafer characterization, the Tx
6.2 Millimeter-wave and Terahertz Systems

Figure 6.32 The full-EM simulation results from the filter, after [Sarm16c].

Figure 6.33 Lens mounted and packaged chip for Tx/Rx module.

and Rx have an auxiliary balun instead of an on-chip antenna, and are not shown here. A WR03 GSG waveguide probe for the 220–325 GHz band is used to measure the RF output from the Tx and to supply RF to the Rx. Using the Short-Open-Load (SOL) calibration, the loss due to the probe and the waveguide is estimated to be 7.5 dB in this band. A GSG probe (DC-40 GHz) is used to couple the low-frequency LO signal with $-10$ dBm output power to the chip. A 25 MHz signal from a function generator is along with external 90° and 180° hybrids are used for the differential quadrature IF signal generation at the Tx side, and the output RF power is measured using an Erickson calorimeter. For the Rx characterization, a WR03 VNA extension module is used in the transmit mode as an RF source, and its output power
Figure 6.34 Chip-micrograph of the Tx and Rx chipset. The total chip area including the pads is (a) Tx: 1.613 mm$^2$ (b) Rx: 1.522 mm$^2$. For the on-wafer measurements, an auxiliary balun with an estimated 2.5 dB loss has been added at the output, after [Sarm16b].

is calibrated using the Erickson calorimeter. The down-converted IF power at 33 MHz is measured with the spectrum analyzer.

The on-wafer characterization results are shown in Figure 6.35 [Sarm16b]. The Tx can deliver up to 6 dBm output power at 240 GHz and the 3 dB bandwidth is 40 GHz. The peak CG for the Rx is 11 dB and the NF is 15 dB while the 3 dB RF bandwidth is 28 GHz. The NF is calculated using the direct method [Oje12] under the assumption that the input noise floor is $-174$ dBm/Hz (thermal noise at the room temperature).

For the IF bandwidth characterization, the packaged Tx and Rx (with on-chip antenna and the lens) are placed back to back with a distance of 90 cm. The IF inputs of the Tx and the Rx are connected to a VNA and swept IF

Figure 6.35 On-chip characterization results for (a) the Tx, and (b) the Rx, after [Sarm16b].
measurements are done for a fixed LO input of 240 GHz. The results indicate a 6 dB IF bandwidth of 13 GHz as shown in Figure 6.36 [Sarm16b].

6.2.1.7 Ultra-high data rate wireless communication

The measurement setup for ultra-high data rate wireless communication system is shown in Figure 6.37 [Pedro17, Grz17b]. The fully integrated and packaged Tx and Rx modules were separated by a link distance of 1 m. The differential inputs of the Tx are connected to an arbitrary waveform generator (Tektronix AWG70001A) and the IF outputs of the Rx are connected to a real-time oscilloscope (Tektronix DPO77002SX) using phase-matched cables.

Figure 6.36 Measurement results from the IF bandwidth characterization over a link distance of 90 cm. For this measurement, the LO is fixed at 240 GHz and the measured 6 dB IF bandwidth is 13 GHz, after [Sarm16b].

Figure 6.37 Measurement setup for the high data rate wireless communication with arbitrary waveform generator (Tektronix AWG70001A) and real-time oscilloscope (Tektronix DPO77002SX), after [Pedro17].
The external LO inputs for both Tx and Rx are driven by the same 15 GHz signal from an external synthesizer with a power splitter.

With no channel equalization applied, maximum transmission speeds of 30 Gbps with an EVM of 26% and 50 Gbps with an EVM of 29% were demonstrated for BPSK and QPSK, respectively, using PRBS9 binary sequence. To increase the reliability of the link with a smaller EVM, a second test was performed for reduced transmission speeds, resulting in an EVM of 11% for 25 Gbps and an EVM of 22% for 40 Gbps for BPSK and QPSK, respectively (Figure 6.38). The limitations in the board bandwidth as well as in the Rx RF/LO bandwidth influence the achievable EVM for the tested modulation speeds.

6.2.2 210–270 GHz Circularly Polarized Radar

Contrary to other imaging techniques, high-resolution radar-based imagers are capable of providing significant improvements in the imaging quality thanks to their range-gating capabilities [Coop08, Lian14, Dick04, Quas09, Graj15]. Similar to general-purpose transceivers operating beyond 200 GHz, they feature low integration and are thus not commonly used because they become expensive and space-inefficient [Coop08, Esse08, Bryl13]. Considering the increasing popularity of radar sensors in various high-volume consumer and industrial markets such as health care [Li13], autonomous navigation in robotic platforms [Chen08, Moal14], non-destructive testing [Karp05], and automotive systems [Maur11], the implementation costs with low weight and small form-factor are more and more relevant. By suitable

![Image](image_url)
combination of microelectronic packaging with silicon technologies, high-integration levels of the complete radars become a reality and will develop in the future into the solution of choice for such sensors. Currently, most of Si-integrated radars are operated below 100 GHz [Shen12, Maur11] in view of the technology limitations.

Within the frame of DOTSEVEN project, a complete highly integrated FMCW homodyne monostatic radar system operating around 240 GHz with a 60 GHz bandwidth and a state-of-the-art 2.57 mm-range resolution was developed. Its RF front-end is implemented in the form of a single chip in a 0.13-\(\mu\)m SiGe HBT technology with \(f_T/f_{MAX}\) of 300/450 GHz from IHP. To facilitate a low-cost packaging scheme, the chip further includes a wideband lens-integrated on-chip annular-slot antenna [Grz15, Grzyb15] and is wire-bonded onto a low-cost FR4 printed-circuit board. Despite the expected lower sensitivity [Graj15] of the homodyne monostatic architecture, this radar topology was selected for implementation due to low costs of the accompanying baseband chain and the highest possible integration level on a single chip. As opposed to classical linearly polarized monostatic radar front-ends [Jahn12, Jaes13, Jaes14], this radar employs circular polarization [Kim05, Statn15] for multiple reasons. The first reason is the absence of on-chip circulators separating Tx and Rx paths. This issue is typically solved by using equivalent quasi-circulators made of on-chip directional hybrid couplers such as rat-race [Jahn12]. Such a solution suffers from an excessive 6 dB loss in SNR because of some additional power loss in the terminating loads [Jahn12, Kim05]. As shown in [Statn15], this loss can be gained back by means of a circularly polarized architecture. Circular polarization may further increase detection probability in the presence of wave depolarization [Moal14, Nash16] or reduce the influence of Rx jamming while operating multiple radar sensors simultaneously [Lian07] and of ghost targets in indoor environments [Moal14].

Figure 6.39 presents the radar chip micrograph and its block diagram. Circular polarization is provided by a broadband annular-slot antenna supporting two orthogonal polarizations [Grz15, Grzyb15] driven from a wideband quadrature coupler [Grz15]. The transceiver is implemented in a fully differential configuration. To achieve the fundamental radar operation in a wide frequency range of 210–270 GHz, the LO-generation path is realized with the \(\times 16\) multiplier-chain architecture because of the missing appropriate tuning varactors devices. Both Tx and Rx paths share the same LO-generation chain which is driven around 13.1–16.9 GHz at a power level of around 0 dBm.
Figure 6.39 Radar transceiver chip implemented in 0.13-µm SiGe HBT technology and operating at 210–270 GHz: (a) chip micrograph, (b) block diagram; after [Stat15]. The chip size is 2.9 mm × 1.1 mm.

The LO drive is provided from the printed circuit-board level as a single-ended signal which is then converted to a differential topology by means of an active balun in front of the multiplier chain. The ×16 multiplication factor was selected in view of the limited RF performance of the regular mm-long wire-bonded interconnects. The multiplier chain comprises four cascaded Gilbert-cell frequency doublers [Sarm16] which inherently provide differential operation. The output signal from the LO-path is equally split by a novel differential Gysel power divider to drive both Tx and Rx paths. Compared to the Wilkinson divider, the chosen Gysel power-splitter is capable of providing an improved isolation between its two output ports at the operation frequency. Each of two outputs drives a four-stage power amplifier with a small-signal gain of 14 dB and a $P_{\text{sat}}$ of around 7 dBm [Sarm16]. One of the amplifiers is connected directly to the Tx port of the circularly polarized antenna whereas the other drives the down-conversion mixer. Due to the similar impedance range at the inputs of both amplifiers, the power splitter imbalance can be minimized. Furthermore, the power amplifiers are useful in providing an improved TX-to-RX isolation from the LO-chain side. The down-converting mixer is operated fundamentally and implemented as
a double-balanced Gilbert-cell topology. In order to minimize the influence of excessive mixer noise on the Rx NF, the receive signal from the antenna output port is pre-amplified with a three-stage PA. Here, the power amplifier was used instead of a regular LNA [Sta15] to maximize both the radar operation bandwidth and the linearity with similar noise performance metrics to that achievable with a silicon-integrated LNA at the operation frequency [Sta15]. Please note that the Rx linearity is crucial for the radar operation because of its monostatic architecture suffering from the TX-to-RX leakage. From previous measurements of the similar Rx paths [Sarm16], an input-referred 1 dB Rx compression point of around –9 dBm sets a reference value for finding the minimum required antenna input match to avoid Rx compression. More advanced adaptive leakage power cancellation techniques [Brook05, Beas90] can be considered in the future to improve the radar performance.

For free-space operation, the transceiver chip is mounted on the back of a high-resistivity hyper-hemispherical silicon lens with the primary on-chip feed antenna aligned with the lens optical axis. Then, the entire chip-on-lens assembly is in turn mounted in a recess of a regular FR-4 PCB surrounded by a large metal plane, as shown in Figure 6.40. The lens volume is crucial for thermal control for the chip dissipating around 1.6 W. Here, the heat is

Figure 6.40  Complete radar transceiver module with a copper heat sink and a 9 mm silicon lens; after [Sta15]. The incorporated IR-image indicates that the chip-on-lens assembly is at around 29°C.
transferred to a copper heatsink through the lens attached to the PCB bottom side which stays in direct contact with the lens. The lens further allows an in-door operation of the complete radar module with no additional external optical components because of a significant increase of the antenna effective gain. Moreover, the pointing-direction errors present in a lens-integrated 2-antenna system (bistatic radar) radiating at an angular offset from the lens optical axis are eliminated in the monostatic radar architecture relying on a single on-chip antenna aligned with the lens center. The current radar implementation features a 9 mm-diameter hyper-hemispherical lens with a 1.3 mm extension to maximize the antenna directivity [Fili93]. Such a lens size provides enough volume for cooling the chip to 29°C, as shown in Figure 6.40.

The integration of a high-performance antenna on a silicon chip is one of the most challenging tasks because the typical cross section of a silicon chip comprises only few metal layers embedded in a low-refraction-index BEOL (Back-End-of-Line) dielectric stack, typically only few micrometers thick, which is located on the top of a lossy bulk silicon substrate. With such a dielectric stack, there are basically only two options for implementing on-chip antennas. The first and the most straightforward approach is to use a ground-plane support between the BEOL stack and the substrate to realize the classical microstrip-type antenna radiating to the top of a silicon chip. This solution, however, results in low radiation efficiency and narrow operation bandwidth [Jaes13, Jaes14]. With the ground-support eliminated, electromagnetic waves start penetrating the complete volume of a lossy and electrically thick substrate launching various parasitic modes such as surface waves. This leads to a very poor prediction of radiation characteristics over a large RF bandwidth, parasitic inter-element coupling, and low radiation efficiency. An alternative solution is to apply the so-called lens-integrated on-chip antennas for mm-wave and THz applications [Fili93, Jha14] which was the preferred option also for this work.

For this particular case, an isolation between the transmit path and the receive path over a wide operation frequency range is additionally required which is provided by a circularly polarized antenna. Circular polarization is achieved by suitable combination of a broadband differential quadrature coupler [Grz15] and a novel dual-polarization circular-slot antenna [Grzyb15]; as shown in Figure 6.41. Here, a left-handed polarization (LHCP) is implemented in the Tx path (‘Tx out’ in Figure 6.41), whereas the receive signals reflected in free-space at an odd number of times are directed to the receive port (‘Rx in’ in Figure 6.41) as RHCP waves.
The implemented slot antenna is capable of supporting two orthogonal polarizations launched by two orthogonal pairs of patch probes located along the slot circumference (inset of Figure 6.41). The antenna is embedded in a 12-µm thick BEOL stack with seven aluminum layers on top of a 150-µm thick lossy substrate with a bulk resistivity of 50 Ωcm. Its transmit and receive ports are interconnected to the corresponding differential outputs of the quadrature coupler with two intermediate 900-µm long T-line sections implementing the mode conversion from a microstrip line configuration on the antenna side to a grounded-coplanar stripline feed on the coupler side. A 10 dB-defined input-impedance operation bandwidth of the standalone slot antenna is very broad and spans between 150 GHz and 500 GHz. The quadrature coupler driving the antenna (inset of Figure 6.41) is realized by exploiting both the side coupling between two adjacent strips and the broadside coupling between two other strips located on different metallization layers. A total coupling length is only 110 µm. In order to ensure broadband operation of the hybrid coupler [Grz15], its layout is implemented by means of three buried metal layers of the BEOL stack to equalize propagation speeds of the relevant modes. For the considered radar operation bandwidth of 210–270 GHz,
the simulated phase and amplitude imbalance of the coupler are within ±0.75° and 0.2 dB, respectively, whereas the isolation between the Tx and Rx ports is superior to −23 dB within 160–340 GHz. A radiation efficiency of around 62–67% within 200–300 GHz was simulated for the complete circularly polarized antenna, comprising the slot radiator and the coupler, radiating through a 150-μm thick lossy Si-substrate into a silicon half-space [Tong94]. The parameters 3.8 × 10^7 and 0.02 were assumed for metal conductivity and dielectric loss tangent of the BEOL stack, respectively. The complete packaged chip-on-lens assembly, as shown in Figure 6.41, was further EM-simulated in the transmit mode to study the leakage between the Tx and Rx ports through the antenna path in the presence of reflections at the lens aperture. This leakage may potentially cause nonlinear effects in the Rx, an increase in the noise level, or even lead to the Rx saturation [Brook05, Stov92, Ondr81, Pipe95]. From Figure 6.42, the simulated TX-to-RX leakage and return loss at the TX and RX ports are better than −21 dB and −23 dB, respectively. Considering the previously estimated Rx P_{1dB} compression point and the Tx output power, such antenna isolation is not expected to result in the Rx compression. Moreover, the simulated radiation efficiency of the entire packaged lens-integrated antenna is only a few percent lower than that for the corresponding silicon half-space because of the transmit mode of operation.

Figure 6.42 Simulated return loss at the TX port and the TX-to-RX leakage for the complete chip-on-lens packaged assembly from Figure 6.41; data from [Sta15].
The complete radar module was characterized in free-space exploiting the Friis-transmission equation in the antenna far-field zone. The following key parameters were measured: radiation patterns with antenna directivity and axial ratio, transmitted power, and Rx CG and NF. The measurements were conducted for both operation modes: transmit and receive. The antenna directivity in the TX and the RX operation mode was measured to be 25.8–27.8 dBi and 25.9–27 dBi, respectively, for the radar operation frequency range of 210–270 GHz. An exemplary chosen radiation pattern at 270 GHz for the radar module in the transmit mode is shown in Figure 6.43. The pattern shows good beam rotational symmetry with a side-lobe level of around –17 dB. An axial ratio of 1–1.45 and 1–1.35 for the transmit and the receive mode of operation, respectively, was further measured at boresight for 210–290 GHz. The frequency-dependent radiated output power is presented in Figure 6.44, where a different power level for two module orientations (see Figure 6.39 for orientation definition) can be recognized. This difference is predominantly related to the non-ideal antenna axial ratio. A peak radiated power is around 5 dBm and a –10 dB-defined RF bandwidth is 46 GHz (217–263 GHz) [Sta15].

**Figure 6.43** Azimuthal view of the antenna co-polar radiation pattern at 270 GHz for the radar module operating in the transmit mode.
Both the total power and the power levels for two orthogonal antenna orientations (‘A-plane’ and ‘B-plane’) are plotted. For plane orientation, please, refer to Figure 6.39.

The CG and the NF of the radar module operating in the receive mode were measured with the pre-calibrated reference power source from OML. It should be noted that this characterization was conducted in the presence of leakage from the Tx chain operating simultaneously, resulting in the noise floor increase of the receive path. The NF was calculated indirectly from the measured CG and the noise power spectral density at the radar baseband outputs because of missing noise standards in the lab equipment at the operation frequency. The frequency dependence of the measured CG and NF is plotted in Figure 6.45. A peak CG of 12.1 dB with the corresponding minimum NF
of 21.1 dB was measured. A –10 dB-defined RF operation bandwidth for the radar receive mode is around 46.3 GHz (214.8–261.1 GHz).

Besides the 210–270 GHz transceiver module, the complete radar system includes an external in-house-developed linear-frequency chirp generator, a set of differential IF amplifiers with a data-acquisition unit, and a MATLAB code for signal post-processing. Its architecture is shown in Figure 6.46.

For maximum range resolution [Meta07], fast and wideband sawtooth up-chirps of high linearity from 13.1 GHz to 16.9 GHz driving the input port of the radar RF module are first generated. The chirps can be made as short as 100 µs but the overall system was optimized for a chirp duration of 2 ms. The chirp generator relies on a hybrid architecture consisting of a direct digital synthesizer (DDS), a phase-locked loop (PLL), and a VCO. Here, the chirp signal from the DDS serves as a reference for the integer-N PLL which then up-converts the reference DDS frequency to the required 13.1–16.9 GHz. The chosen chirper topology combines the benefits of both the PLL [Zhiy13] and the DDS in terms of fast-chirp generation and spectral purity. In particular, the spurious tones from DDS are suppressed by the PLL loop-filter. In comparison with a fractional-N PLL, the DDS-based architecture offers finer frequency resolution [Stel05]. In the current implementation, the chirper is realized as a set of off-the-shelf PCB-mounted components with the DDS circuit clocked at 1 GHz from the signal generator Agilent E8257D. In the PLL, a high tuning range (13–20 GHz) VCO from Sivers IMA is used. In order to minimize the overall PLL phase noise, a comparison frequency of the phase-frequency detector was selected to be as high as possible, resulting in the PLL loop division ratio, N, of 192 (4 × 48). A third-order active filter with a 1.8 MHz low-noise operational amplifier implements the PLL loop filter. With the aid of a behavioral simulation model, the PLL loop bandwidth

![Figure 6.46](image-url) Architecture of the complete radar under test with a metallic plate located at a distance R; after [Sta15].
was set to 479 kHz with an appropriately high phase margin of the open-loop transfer function (around 58°) for minimum total integrated phase noise of the chirp generator.

In Figure 6.47, an exemplary chosen phase noise at the frequency chirper output around 15 GHz is presented. The total jitter integrated from 10 Hz to 100 MHz is 2.62° rms. The linearity of the generated frequency ramp was verified by means of Hilbert transform [Thro84, Grei93] but only indirectly at the divider output due to limitations in the lab equipment. With this approach, a complex-value analytic signal is first obtained from the real-value time-domain train acquired at the radar IF output. The instantaneous phase of such an analytic signal is then compared with the ideal phase trajectory of a linear frequency chirp and the phase deviation between the two can be computed. The corresponding frequency error results from the rate of change of this phase deviation and its root-mean square value is defined over the chirp duration time. In particular, for a frequency ramp of 210–270 GHz swept over 2 ms, the rms frequency error is below 9 kHz.

In the current radar implementation, beat signals at the IF ports are digitized by an external 16 bit sampling card from National Instruments and then post-processed using MATLAB routines. The card sampling rate is limited to 2 MHz which results in 4,000 samples for 2 ms long chirp period. For the consecutive experiments, a Hanning window will be predominantly applied.

![Figure 6.47](image.png)

**Figure 6.47** Phase noise of the frequency chirp generator at 15 GHz driven from the frequency synthesizer Agilent E8257D at 1 GHz; after [Sta15]. A frequency of 15 GHz corresponds to 240 GHz for the up-converted signal at the radar RF output.
in the FFT data post-processing as a fair compromise between selectivity and resolution [Harr78]. For a 2 ms long frequency chirp, this window corresponds to an equivalent noise bandwidth of 750 Hz.

In order to minimize the influence of the RF front-end non-idealities on the performance of the complete radar system, a 2-step calibration procedure was conducted with the aid of a metallic plate as a single-target reflector at a distance of 80 cm from the radar module, as shown in Figure 6.46. Such a target shows the $1/\lambda^2$ frequency-dependent radar cross section, where $\lambda$ is the free-space wavelength. The first step of the calibration aims at removing the influence of the close-in returns resulting from the limited isolation between Tx and Rx paths which do not depend on the imaged objects and appear as low-frequency IF signals at the Rx output port. This step does not require any reference target to be placed in front of the radar antenna. However, to mimic this ‘no-target’ radar response in the presence of close-proximity reflections in the lab environment coming from insufficient absorber attenuation, the metal plate was tilted by 45° to the boresight of the radar antenna. In the next step, the metallic plate was set back to its perpendicular position with respect to the radar boresight and the Hilbert transform on the acquired calibration signal from the plate was applied to calibrate the influence of parasitic phase and amplitude modulations resulting from the non-ideal RF front-end characteristics. A frequency dependence of the normalized power received from the plate after the Hilbert-transformed time-domain IF calibration train is plotted in Figure 6.48. Considering the $1/\lambda^2$ frequency-dependent radar

![Normalized frequency-dependent power received from the calibrating metallic plate after the Hilbert-transformed time-domain IF calibration train; data from [Sta15].](image)
cross section of the metallic-plate, a $-10$ dB-defined bandwidth of around 45 GHz can be estimated for the complete radar transceiver combining the characteristics of both Tx and Rx paths.

For verification purposes of the applied calibration procedure, the beat-signal time-domain trains were further acquired for different positions of the metal plate. Exemplary, the calibrated frequency-dependent radar response to the plate at a distance of 60 cm is presented in Figure 6.49.

![Figure 6.49](image)

**Figure 6.49**  Radar response to a metallic plate located at a distance of 60 cm from the radar module; data from [Sta15]. (a) Magnitude response after amplitude calibration only, (b) instantaneous beat frequency after the amplitude and phase corrections. The beat frequency de-embedded from the peak in the IF power spectrum of the return signal is 124.1 kHz (see also Figure 6.50). Both frequency and time units are shown due to duality of the sweep time and the actual RF frequency for a linear FMCW radar.
From the amplitude-corrected magnitude response, it can be noticed that the envelope of the acquired beat signal is almost constant in the frequency range of around 60 GHz but it starts deviating below 220 GHz and beyond 260 GHz. It was verified that two parasitic harmonics with the ×14 and ×18 multiplication factor leaking from the multiplier chain-based LO path are mainly responsible for this behavior which could not be appropriately calibrated. Similarly, the extracted instantaneous beat frequency after amplitude and phase correction steps is influenced by the same harmonic spurs. These harmonic distortions and not the Rx noise floor are primarily limiting the achievable spurious-free dynamic range (SFDR) and the operational bandwidth of the currently implemented radar.

The corresponding FFT-computed IF power spectra of the calibrated beat signal for two RF bandwidths of 60 GHz and 45 GHz are shown in Figure 6.50. The Hanning window was applied in the computation for low spectral leakage and large dynamic range (DR) [Harr78]. Here, similar to the plots from Figure 6.49, the influence of ×14 and ×18 harmonic spurs at 109 kHz and 140 kHz, respectively, located around the main peak at 124.1 kHz can be recognized. Please note that for a reduced bandwidth of 45 GHz, the radar SFDR achieves around −40 dBc.

From Figure 6.50, the achievable radar range resolution can be further extracted by means of the so-called point spread function (PSF). For a 60 GHz operation bandwidth, a theoretical range resolution of \( \frac{c}{2B} = 2.5 \) mm can be calculated for the currently implemented radar, where \( B \) is the RF bandwidth and \( c \) is the speed of light. This theoretical resolution is, however, of limited practical use. In practice, the ability of distinguishing between two close-proximity targets is more relevant. In this case, the main-lobe full-width at −6 dB of the PSF becomes the parameter of interest. For a rectangular weighting function promising the best resolution but with the highest side-lobe level of −13 dB, it results in 3 mm. With the Hanning window, commonly applied in imaging for low spectral leakage, this number becomes \( 2\frac{c}{2B} = 5.0 \) mm [Harr78]. A main-lobe full-width at −6 dB of 5.14 mm was extracted for the radar implemented here operating with the maximum considered bandwidth of 60 GHz after amplitude and phase corrections and the Hanning window applied, which is close to a theoretical limit of 2.5 mm.

A very simple 2-D scanning optical setup comprising two elliptical collimating and refocusing mirrors, as shown in Figure 6.51, was applied to demonstrate the radar 3-D imaging capabilities. Here, the scanned objects were placed in the focal point of one of the mirrors. A lateral optical resolution of around 1 mm was estimated for this setup with the aid of a
Figure 6.50 The FFT-computed IF spectrum of the calibrated beat signal corresponding to the metallic plate spaced by 60 cm from the radar module for two different operational RF bandwidths: (a) 60 GHz and (b) 45 GHz. For comparison purposes, the chirp duration was varied for both bandwidths to arrive at the same beat frequency of 124.1 kHz. For 60 GHz, it was set to 2 ms whereas for 45 GHz it was reduced accordingly. The influence of harmonic spurs can be identified around 109 kHz and 140 kHz.

simple aluminum pin-type heatsink as a resolution target. For a set of the consecutive imaging experiments, the previously mentioned Hanning weighting function was replaced by the Hamming window offering a slightly improved resolution of 4.65 mm [Harr78] for the full 60 GHz operation bandwidth.

As a scanning object, a 12 cm × 6 cm large cardboard box with a hidden blister pack of drugs and two missing tablets was chosen. The object was meander-scanned in both directions (X and Y), as sketched in Figure 6.52, and the acquired data was post-processed using 3-D data matrix routines from
MATLAB. Each IF signal burst took 2 ms and was sampled at two MSPS. The range profile was sampled with a resolution of 0.5 mm, whereas the pixel lateral pitch was set to 0.25 mm after interpolation, resulting in an image size of $200 \times 480 \times 240$ voxels for a range-gated distance of ±50 mm around the image center position.

Figure 6.52 presents the exemplary chosen 2-D image of the normalized power received for an object-to-radar distance of 780 mm altogether with the range profiles for two lateral positions across the cardboard which correspond to the present and the missing tablet. It can be noticed that the signal returns correlating with the positions of the lidding seal of aluminum foil, the plastic cavity, and the cardboard box can be identified due to the radar appropriate range resolution and finally the missing tablets can be detected. The corresponding 3-D surface reconstruction of the scanned object can be found in Figure 6.53. Here, the image is formed with a peak-search algorithm which identifies the positions of the highest reflected power for each lateral position and the color-scale represents the normalized received power.

### 6.2.3 0.5 THz Computed Tomography

Increasing the transistors $f_{\text{MAX}}$ deep into the terahertz frequency range does not only lead to a significant performance improvement for mm-wave and sub-mm-wave circuits, it also contributes to the vision of closing the THz gap with silicon-based circuits. Traditional compound semiconductor-based
Figure 6.52 3-D imaging experiment with the implemented radar module. (a) Cardboard box with a blister pack of drugs with two missing tablets as the scanned object. (b, c) 2-D scan of the normalized power received for an object-to-radar distance of 780 mm altogether with the range profiles for two different X–Y positions across the cardboard. The positions correspond to the present and the missing tablet, respectively. Both acquired range profiles show a DR of around 50 dB.
THz imaging systems tend to be bulky and expensive and thus suffer from a poor price–performance ratio. The advances in SiGe-HBT and CMOS technology continuously increase the device power generation and detection capabilities in the THz frequency range and thus may ultimately leverage the commercial interest in THz imaging systems. Three-dimensional THz imaging based on the principle of computed tomography (THz-CT) is one of the applications that may potentially be explored in commercial environments. THz-CT offers volumetric object reconstruction with an image contrast based on the characteristic THz absorption of the illuminated material. Since THz radiation is non-ionizing and thus requires no dedicated safety measures, THz-CT represents an interesting alternative to X-ray technology for low-cost industrial quality control.

The THz-CT system implemented in this work is solely based on components built in silicon technology that was developed in the frame of DOTSEVEN. Figure 6.54 shows an illustration of the THz-CT scanner. The radiation of a SiGe-HBT source is focused in the object plane and refocused...
Figure 6.54 Illustration of the THz-CT scanner. The system comprises a 490 GHz SiGe-HBT source, an NMOS detector, and an optical train based on four $f\# = 2$, 50 mm PTFE-lenses. The object is rotated ($\phi$) and stepped in the 2D object plane ($y,z$).

Figure 6.55 Photograph of the THz-CT scanner.

to an NMOS detector with low-cost PTFE lenses. The transmission through the object is measured along the $y$-axis and for different projection angles to form the sinograms of the object. This process is repeated along the $z$-axis to allow full 3D reconstruction based on a filtered back-projection algorithm. In order to facilitate measurements at multiple projection angles and positions, the location of the object at is computer-controlled by $x \times y \times \varphi$ stepper motors. For each position the detector output signal is sampled with a data-acquisition system.

6.2.3.1 Components

There are two components that define the quality of THz-CT systems. Increasing the DR, which is defined as the relation between maximum received signal without an object and the integrated noise over the readout bandwidth, relaxes the trade-off between object thickness, material composition, and scanning time. Secondly, the achievable image resolution is
6.2 Millimeter-wave and Terahertz Systems

inversely proportional to the beam spot size in the imaging plane, which is defined by the wavelength and effective aperture and focal length of the optics. Since the output power of silicon-based radiation sources drops significantly when going beyond \( f_{\text{MAX}} \), the trade-off between achievable DR and operational frequency becomes the bottleneck for silicon-based THz-CT systems. This fact stresses the need for a high-quality source design that maximizes the radiated power while providing sufficient directivity and Gaussicity.

A. Source design

The source in this work was implemented in Infineon DOTSEVEN 0.13 \( \mu \text{m} \) SiGe BiCMOS technology with an \( f_T/f_{\text{MAX}} \) of 260/350 GHz [Hill15]. It comprises a broadband lens-integrated circular slot antenna coupled to a single-ended triple-push Colpitts oscillator. Figure 6.56 shows the schematic and the micrograph of the source. An operation frequency of 490 GHz was chosen as a compromise between resolution and power generation capability of the technology. However, the output frequency is still significantly higher than the \( f_{\text{MAX}} \) of the technology, necessitating the use of harmonic generation techniques. In this design, a triple-push topology is used to extract the third harmonic at the base terminal of three Colpitts oscillators. The circular slot antenna connected to the common base node loads the circuit at the fundamental oscillation frequency and thus forces the oscillators to run 120° out of phase [Tang01]. In this mode, the third harmonic currents of all three oscillators add in phase, while the currents at the fundamental frequency superimpose destructively. Note that the symmetry of the physical design is very important since it directly impacts the extraction efficiency of the third harmonic and the rejection of the fundamental.

Figure 6.56 Schematic (a) and micrograph (b) of the 490 GHz SiGe-HBT radiator, after [Hill15].
The design procedure for the Colpitts oscillator can be summarized as follows. First, small-signal simulations were used to optimize the transistor size and the feedback capacitor $C_e$ by maximizing the negative resistance at the design frequency of 163 GHz. After that, the tank inductance $T_L_b$ was sized to tune out the imaginary part of the transistor input impedance. The series-series feedback introduced by $C_e$ increases the reverse transmission behavior of the circuit and thus the impact of the collector load impedance on the third harmonic matching at the base terminal [Pfei14]. In this design, the maximum third harmonic output power is realized by avoiding the lossy collector via stack and by using an ideal short circuit at the collector terminal. The broadband harmonic idler is realized with three capacitors ($C_{mom}$, $C_{mim1}$, $C_{mim2}$) that are self-resonant at the first, second, and third harmonic.

The lossy silicon die and the strict design rules that are usually enforced upon modern silicon technologies make silicon chips a very unfavourable environment for integrated antennas. At the same time, the requirements for the antenna system in a THz-CT system with a free-running source are high. Process variations and modelling inaccuracies can lead to a shift in the oscillation frequency after manufacturing which makes a broadband antenna design inevitable if a fist-pass design is needed. Additionally, the antenna needs to have a directivity of around 20 dBi to be compliant with low-cost optical components, i.e., 5 mm-diameter PTFE-lenses. These requirements call for a broadband lens-integrated antenna system that is composed of an on-chip primary antenna and a secondary hyper-hemispherical silicon lens. In this design a multi-layer linearly polarized circular slot antenna was used to illuminate a 4 mm-diameter silicon lens. Figure 6.57 pictures the HFSS model used for 3-D EM simulation of the antenna system. The simulation results show a directivity of 22.5 dBi and 86% radiation efficiency.

The source module was fully characterized in free space. The radiation frequency of the source was measured with an 18th harmonic mixer. For the biasing conditions that optimize the radiated power for all supply voltages, the oscillation frequency is close to constant at 490 GHz. The radiated power was measured with a photo-acoustic power meter (TK). Figure 6.58 shows that the source delivers an output power of up to 38 $\mu$W with a DC-to-RF of up to 0.059%.

### 6.2.3.2 Detector design
The terahertz detector is a zero-bias NMOS detector fabricated in IHP’s 0.13-$\mu$m SiGe-BiCMOS technology. The asymmetric NMOS device is derived from the standard 1.2 V NMOS by a modified layout of the source/drain
extension masks [Jain16]. The drain side comprises the normal high-dose n+ extension (HDD) and halo implants while the source side is implanted with the low-dose n-extension (LDD) from the 3.3 V I/O devices. Due to the absence of halo implants at the source side, a reduced threshold voltage of the transistor shifts the optimal gate bias point for highest sensitivity to zero volts. Similar to the source design, the detector antenna is comprised of a primary on-chip antenna and a secondary silicon-lens. Figure 6.59 shows the
measured voltage responsivity and noise-equivalent power (NEP) of the zero-bias NMOS detector for different gate bias voltages. The responsivity peaks at zero bias with 450 V/W and the detector shows an NEP of 80 pW/√Hz.

6.2.3.3 THz-CT results

The THz-CT system can be operated in two modes. A rapid acquisition mode with CW illumination with continuous object rotation and a rotary encoder-based angle allocation can be used for rapid data acquisition. Furthermore, an acquisition mode with a chopped source and stepped object rotation can be used when high accuracy and DR are needed. Figure 6.60 shows the measured DR for different source chopping frequencies for 1 ms lock-in time constant. The system offers 38 dB DR in CW mode and around 60 dB for chopping frequencies higher than 1 kHz. The spot size and related image resolution was measured using the knife edge method [Gonz13]. A knife was mounted to a high-precision translation stage and was moved into to spot to block off a 2D plane from further propagation through the optical train. Figure 6.61 shows the normalized measured power received by the detector for y- and z-axis knife translation in the focus point and the corresponding result of the Gaussian fit obtained with

\[
P = \frac{P_{max}}{2} \left[ 1 + \text{erf} \left( \sqrt{2} \frac{(x - x_0)}{w} \right) \right],
\]
6.2 Millimeter-wave and Terahertz Systems

Figure 6.60  Dynamic range of the THz-CT system for different chopping frequencies measured with a lock-in amplifier with 1 ms time constant.

Figure 6.61  Measured and fitted normalized power at the detector for a knife translation in y- and z-directions. The Gaussian beam waists are 2.54 mm in y-direction and 2.40 mm in z-direction.

Figure 6.62  Tomographic reconstruction of a Y-shaped hook driver inside a polyethylene container. The image was recorded with 1 mm spatial and 9° angular resolution within a 250 min acquisition time.
where $P_{\text{max}}$ is the maximum received power, $x - x_0$ is the relative position from the beam center, and $w$ is the $1/e^2$ beam radius [Gonz13]. The resulting Gaussian beam waists in $y$- and $z$-directions are 2.54 mm and 2.40 mm. The values closely reassemble the theoretically estimated value of 2.26 mm for an effective lens aperture of 30 mm. Figure 6.62 shows the result of the tomographic reconstruction of a Y-shaped hook driver that is hidden inside a polyethylene container with a size of 26 mm × 48 mm. The image was recorded in stepped acquisition mode with 1 kHz chopping and a spatial and angular resolution of 1 mm and $9^\circ$, respectively. The total scanning time in this scanning time is still quite high with 250 min. However, with a continuous object rotation and CW detection, the overall acquisition time can be reduced to as low as 20 min.

References


Inanlou, F., Coen, C. T., and Cressler, J. D. (2014). A 1.0 V, 10–22 GHz, 4 mW LNA utilizing weakly saturated SiGe HBTs for singlechip,


7

Future of SiGe HBT Technology and Its Applications

M. Schröter\textsuperscript{1,2}, U. Pfeiffer\textsuperscript{3} and R. Jain\textsuperscript{3}

\textsuperscript{1}Chair for Electron Devices and Integrated Circuits, Technische Universität Dresden, Germany
\textsuperscript{2}Department of Electrical and Computer Engineering, University of California at San Diego, USA
\textsuperscript{3}Institute for High-Frequency and Communication Technology (IHCT), University of Wuppertal, Germany

7.1 Introduction
The results of DOTSEVEN described in the previous chapters of this book mark a milestone in the development of SiGe HBT technology. This chapter reflects on how this milestone fits into the overall picture of semiconductor technologies with potential for high-speed/high-frequency applications. Furthermore, as any milestone is a temporary state, the possible future prospects of SiGe HBT device performance will be presented in terms of a roadmap. Finally, obstacles on the path toward the perceived performance limits of this technology are discussed.

7.2 Technology Comparison
Circuits operating at mm-wave frequencies have traditionally been implemented in III–V semiconductors due to the higher mobility in these materials. However, the high mobility occurs only at relatively low electric fields, which are easily exceeded under circuit-relevant bias conditions, especially when trying to generate high output power. Nevertheless, the fastest HBTs today have been fabricated in InP technology with the respective prototyping processes reaching \((f_T, f_{\text{max}})\) values around \((0.5, 1.1)\) THz for emitter widths of 130 nm [Urte11] and 200 nm [Bol16]. Compared to these
Future of SiGe HBT Technology and Its Applications

Figure 7.1 Operating speed comparison between SiGeC HBTs, InP HBTs, and MOSFETs vs. critical lithography dimensions (i.e., emitter width or channel length): (a) maximum oscillation frequency and (b) transit frequency. The lines represent LSQ fits of the data, the red filled squares DOTSEVEN results, and the larger crosses the best InP HBT data.

devices, DOTSEVEN SiGe HBTs with \( (f_T, f_{\text{max}}) = (0.5, 0.72) \) THz are about one generation behind in terms of power gain cutoff frequency. This performance difference is displayed in Figure 7.1, which includes \( f_T \) and \( f_{\text{max}} \) data of the three mainstream technology contenders gathered from many publications [Ros16]. The DOTSEVEN results have been marked by the red squares.

Although InP HBTs do have certain advantages over SiGeC HBTs such as higher breakdown voltage (at the same speed) and the potential of combined optical/electronic operation, it was shown in [Voi04] that “at comparable \( f_T \) and \( f_{\text{max}} \), there is very little difference in their performance in narrow-band mm-wave and in broadband and high-speed digital circuits”; i.e., for circuit applications, the advantage of the higher breakdown voltage in InP HBTs appears to be relatively small.

A main disadvantage of III–V technologies is their fairly low integration level and yield as well as the difficulty of structural downscaling due to strong surface recombination and the resulting low current gain. Hence, it will be difficult to leverage these technologies to their full extent to enable both more complex mm-wave systems and, in particular, mass-market wafer volume in the future. As a consequence, III–V material-based technologies do not achieve functionality and energy efficiency increases comparable to those of silicon technology, which in turn makes it difficult for them to compete also on cost. In addition, the relatively large process variations and the lack of accurate modeling tools have notoriously hampered (cost-) efficient III–V circuit design. Therefore, the III–V semiconductor industry and the


related investment have been focused strongly on high-frequency/high-speed low-volume niche applications. The market success of more recent approaches toward a heterogeneous integration with completed CMOS wafers (e.g., [Ram12]) remains unclear yet. Among the issues are certainly the very different process qualification criteria in the silicon (especially the digital CMOS) world and in the III–V world.

According to Figure 7.1 the cutoff frequencies of the best RF-CMOS processes come close to those of SiGe HBTs, but at the expense of a significantly more advanced lithography, typically at least three lithography nodes. Achieving the DOTSEVEN results though would require a CMOS process with about a 14 nm channel length (which does not correspond to the 14 nm node!), assuming that progress in device speed continues for CMOS as sketched by the corresponding dashed line in Figure 7.1. As will be discussed later below, this assumption is unlikely to be the case.

The considerations so far have centered around device-related operating frequencies. However, in a circuit the transistors are connected to other devices, which along with the connection represent more or less large capacitive, inductive, and resistive loads. For instance, high-quality passive devices for RF applications have to be placed in the uppermost metalization levels. Figure 7.2(a) displays a 3D view of a typical connection between a transistor and the upper metal layer. The impact of this connection on transistors having the same speed after deembedding (about 300 GHz) is shown in Figure 7.2(b): the MOSFET’s $f_T$ decreases by about a factor of two, while the HBT looses

![3D view of a typical connection between a transistor and the upper metal layer.](image)

**Figure 7.2** Impact of device connections to other circuit elements (a) on the transit frequency of a SiGeC HBT with 120 nm emitter window width and a MOSFET of the 28 nm node (b). The upper lines in (b) represent the pad and pad-device connection line deembedded data, while the lower lines represent the un-deembedded data.
about 20% of its speed. Similar observations have been noted in [Ina11], where the peak operating frequencies \( f_T, f_{\text{max}} \) of 45 nm MOSFETs drop by a factor of two, once the metallization necessary for building circuits is included. The reason why HBTs do not show this severe deterioration is their much higher transconductance \( g_m \) and corresponding drive capability. In other words, devices with the same ratio of \( g_m \) and input capacitance have the same \( f_T \), but devices with a higher \( g_m \) will fundamentally fare better in circuits since the device capacitance there will only be a more or less small fraction of the total capacitance.

Based on the observations described above, it is therefore instructive to look at the values of \( g_m \) when comparing process technology performance, since \( g_m \) represents a better indication of achievable circuit speed. Figure 7.3 shows the measured and predicted values of \( g_m \) for a variety of incumbent and emerging process technologies. For comparison, \( g_m \) has been normalized to emitter length (for HBTs), gate width (for planar MOSFETs), or channel perimeter length (for nano-wire and -tube FETs\(^1\)). It is clearly visible that HBTs have a much higher transconductance per finger length than FETs. Furthermore, FETs appear to be unable to ever catch up to HBTs in terms of transconductance, even when assuming ideal performance scaling according to the approximation of existing data (dashed lines).

Figure 7.3 also includes the transconductance values for future technology nodes, which have been predicted based on detailed TCAD simulations and compact models for complete 3D transistors with all relevant parasitics included [Sch17, Voi17] and have become the basis for the 2014 and 2015 ITRS tables. For MOSFETs, the peaks of \( g_m \) (around 4 mS/\( \mu \)m) and \( f_T \) (around 600 GHz) are predicted for a channel length of 10 nm, while beyond that length the strong impact of surface scattering in the extremely thin channel layer will lead to a drastic decrease (to, e.g., \( g_m \approx 1.5 \text{ mS/}\mu\text{m}, f_T \approx 200 \text{ GHz} \)). This is in stark contrast to HBT scaling, which significantly benefits from smaller dimensions in all aspects of electrical performance until a critical base width is reached and the small emitter area leads to a high emitter contact resistance.\(^2\) The ultimate performance of SiGe HBTs was investigated in [Sch11a, Sch11b] using detailed TCAD simulation and

\(^1\)Normalizing to the perimeter takes into account (roughly) that screening effects would lead to a lower \( g_m \) value if the wires or tubes were placed next to each other, which would correspond to a normalization to the diameter (or minimum footprint for a gate-all-around channel).

\(^2\)Note though that the impact of contact resistances increases with smaller device dimensions in all technologies and becomes visible first in highly scaled FETs.
7.2 Technology Comparison

Figure 7.3 Comparison of the terminal (or extrinsic) transconductance of transistors from a large variety of process technologies. Filled symbols represent measured data and open symbols represent predicted (roadmap) data. For FETs, the legend designations correspond to the channel material and structure: planar III–V such as InGaAs (III–V bulk); planar single- or few atomic layers such as black phosphorus or germanane (2D); planar transition metal dichalcogenide such as MoS\(_2\) (TMD); planar or FinFET silicon (Si-CMOS); nano-wire silicon or III–V (NW); carbon nano-tube (CNT).

accurate compact models with all known physical effects and device-related parasitics included. The predictions resulted in a transit frequency between 0.8 and 1 THz and maximum oscillation frequency around 2 THz, depending on the assumed contact resistivities especially for the emitter. For the ITRS tables (see also [Sch17] for more details), quite conservative values have been assumed, which lead to somewhat reduced device operating frequencies and transconductances compared to [Sch11b].

The doping profile of the technology node N3, the performance of which was predicted in 2013, served as the guideline for the DOTSEVEN process development. During process development, accurate physics-based model parameters were determined based on which the evaluation of the impact of the various physical and parasitic effects on device performance [Kor15, Paw17] is possible. This strategy provided valuable insight for prioritizing the process development tasks. It is interesting to note that the electrical parameters, such as base sheet resistance and capacitance per area, of the final process version of DOTSEVEN meet those of the roadmap node N3 predicted earlier quite well. This validates the accuracy of the predictions and the employed approach.
The predicted progress in device speed is closely linked to the increase in current densities required for achieving peak operating frequencies. The corresponding transconductance at the device terminals is more or less strongly reduced by the emitter series (contact) resistance. With conservative assumptions about contact resistivities, transconductance values of at least 40 mS/µm can be expected according to Figure 7.3 at the present end of the roadmap. This value remains an order of magnitude higher than that predicted for the best MOSFETs and also still higher than that predicted for the best CNTFETs by a factor of four. Notice that due to the lack of sufficient hardware, the predictions of the latter are associated with much higher uncertainty than those for MOSFETs.

An important aspect for mm-wave and THz applications is the achievable output power at a given frequency. For advanced MOSFET technologies, the latter is impacted significantly by the decrease of the voltage gain, which is caused by the increased output leakage and associated output conductance. HBTs do not show this decrease unless they are scaled (vertically) beyond the last node presently shown in the ITRS tables. Output power can also be increased with device size. While this increases the device-related capacitances in both HBTs and MOSFETs, an increase in emitter length alone reduces all series resistances in HBTs but a corresponding gate width increase in FETs leads to a larger gate resistance. Moreover, the maximum allowed drain–source voltage in advanced RF-MOSFETs is lower than the maximum collector–emitter voltage in advanced high-speed HBTs. Increasing the number of parallel devices in MOSFET-based power amplifiers leads to larger interconnect parasitics per unit drain width, while stacked power amplifier architectures require a larger number of devices and thus again more passives and parasitics per unit drain width. Another important building block in (sub-)mm-wave systems is the VCO. Its phase noise strongly depends on the flicker ($1/f$) noise of the transistors. Here, HBTs have much lower corner frequencies than MOSFETs, in which $1/f$ noise keeps increasing for more advanced nodes. Overall, HBTs appear to have a distinctive advantage in the area of mm-wave and THz amplifiers from a technical circuit design perspective.

Finally, a few words on cost. With the development and added masks for the required RF-passives, an RF-CMOS process becomes significantly more costly than the corresponding digital process. Thus, a depreciated CMOS process with high-speed SiGe HBTs integrated (i.e., a BiCMOS process) can often be cheaper and thus very cost competitive to advanced RF-CMOS. Such a BiCMOS process not only provides better RF front-end performance
(in terms of analog HF features and energy efficiency) but is also earlier available on the market. In view of these aspects, RF-CMOS based on an advanced node makes sense only for applications that require (i) higher digital functionality and density than an already available BiCMOS process with comparable front-end (i.e., HBT) performance and (ii) very high product volume.

Due to the already existing large investment and associated infrastructure in 200 and 300 mm silicon wafer fabs around the world, SiGe:C HBTs with operating speed in the THz range are desirable. Implemented into depreciated (and hence low-cost) digital CMOS platforms, the associated SiGe:C BiCMOS single-chip technologies are capable of covering (at reasonable wafer cost) medium- and large-volume applications with mm-wave and THz analog front-ends, which would be either far too expensive when implemented in most advanced CMOS technology or would not even be possible to realize there due to the inferior analog characteristics of future advanced MOSFETs as discussed above. Therefore, a relatively small investment in SiGe:C HBT process development will yield large gains in terms of (ultimately commodity) market coverage.

7.3 Future Millimeter-wave and THz Applications

The terahertz or sub-millimeter frequency range, roughly defined as extending from 300 GHz to 3 THz, has so far resisted attempts to broadly harness its potential for everyday applications. This led to the expression THz gap, loosely describing the lack of adequate technologies to effectively bridge this transition region between microwaves and optics – both readily accessible via well-developed electronic and laser-based approaches – by, e.g., integrated and cost-efficient electronics. THz technology is an emerging field which has demonstrated a wide-ranging potential. Extensive research in the last years has identified many attractive application areas and paved the technological path toward broadly usable THz systems. THz technology is currently in a pivotal phase and will soon be able to radically expand our analytic capabilities via its intrinsic benefits.

Applications of mm-wave and THz frequencies led by the silicon integrated technologies can be subdivided into communication, radar, imaging, and sensing areas, as illustrated in Figure 7.4. In the following sections, we describe some of these applications and the recent, state-of-the-art hardware developments in the corresponding areas as it relates to DOTSEVEN.
Figure 7.4 Potential applications for silicon integrated mm-wave and THz circuits.

7.3.1 Communication

To improve the data capacity beyond 10 Gbps for wireless transmission, improving the spectral efficiency with advanced modulation schemes is no longer sufficient and higher bandwidth becomes an absolutely necessity. The mm-wave and THz bands, due to their large relative bandwidth, show great potential for future wireless communication [Son11]. Such large frequencies, however, suffer from greater atmospheric attenuation as compared to the traditional radio waves. Still, the atmospheric windows near 90 GHz, 140 GHz, and 240 GHz are being considered for future communication and radar applications [Fed10].
Due to a larger atmospheric attenuation, the THz waves are expected to be first used for indoor wireless personal-area (WPAN) and local-area (WLAN) networks, where the range is limited to a few tens of meters at the most. Along with the high-capacity, the high directivity of THz waves is also considered as an advantage to ensure secure (requiring line-of-sight) or high-density, non-interfering data networks. Some of the possible applications of THz communication are:

1. Wireless distribution of HDTV content in an in-home network. While the current 60 fps, progressive full HD (1080p60) content requires data transmission rates near 3 Gbps, future ultra HD 8K content would require wireless data transmission rates in the ballpark of 24 Gbps [Son11].
2. High-bandwidth wireless backhauls in high-density mesh multipoint to point/multipoint (first-mile and last-mile) networks may require data rates reaching 100 Gbps.
3. Rapid uploading and downloading of large files from a server which can serve as a public data kiosk.
4. Inter- and intra-building communication networks for manufacturing floor automation, etc.

Silicon–germanium HBT technology is driving the front-end development for mm-wave and THz bands, and several key components as well as fully integrated transceiver systems have been demonstrated. Figure 7.5 shows the output power versus frequency for some recently published SiGe mm-wave/THz sources. A 0.53 THz, 0 dBm free-space radiating source composed of 16 on-chip, non-locked radiating pixels, each with a differential triple-push oscillator (TPO) and on-chip ring antenna, was demonstrated in [Pfe14]. A similar, single-ended TPO design for a single 0.49 THz radiator was also shown in [Hil15]. [Hil17] demonstrated another approach of using a fundamental differential Colpitts oscillator with second harmonic extraction at 215 GHz and feeding it to a frequency doubler for 430 GHz signal radiation with –6.3 dBm of output power.

Cascaded multiplier chains with larger multiplication factors have also been demonstrated. In this approach, an external, phase-stable signal is fed to the multiplier chain to generate the THz signal. In [Eri11], the $\times 18$ multiplier chain consists of two cascaded tripler stages followed by a balanced doubler and shows a peak output power of –3 dBm at 325 GHz.

Further signal amplification is done by on-chip integrated power amplifiers (PAs). In [Nee13], a 160 GHz PA with 20 dB gain and 10 dBm
saturated output power \( P_{\text{sat}} \) was demonstrated. A parallel power-combination approach with four PA cores was used in [Nee16] to show 25 dB gain and 9 dBm \( P_{\text{sat}} \) for 200–225 GHz.

In the recent years, fully integrated silicon RF front-ends operating above 200 GHz have become feasible due to the continuous technology improvement. Both CMOS [Kan15, Thy15, Par12, Tak17] and SiGe [Fri17, Rod17, Rod18] front-ends have been reported in the literature. Circuits using sub-harmonic techniques with doubler or tripler as last stage before the antenna like a 240 GHz transceiver chipset utilizing QPSK in 65 nm CMOS can be found in the combination of [Kan15] and [Thy15]. A 260 GHz OOK transceiver in 65 nm bulk CMOS was reported in [Par12]. [Tak17] presents a CMOS transmitter working at 300 GHz capable of communicating over 5 cm at 56 Gbps. A complete SiGe chipset for 50 Gbps at mm distance is presented by [Fri17]. In [Rod17], a SiGe integrated 240 GHz transceiver chipset in the DOTSEVEN technology (as detailed in Chapter 6) is reported with a data-rate of 50 Gbps communicating over 100 cm distance. The data rate was further improved to 65 Gbps by post-process IF filtering at the receiver-end in [Rod18]. A comparison of these front-ends is presented in Table 7.1. Extensive research in device technology and circuits continues to improve the performance further, indicating that SiGe HBTs are becoming a formidable
alternative to III–V technologies for mm-wave and THz communication, and SiGe HBT technology is quickly extending toward 100 Gbps data-rates.

### 7.3.2 Radar

Radar systems are used for distance and velocity sensing, and they also benefit by moving to higher frequencies. A larger available absolute bandwidth at higher frequencies improves the overall range resolution. Also, higher frequencies allow for compact radar apertures.

One extremely popular commercial usage for high-frequency radars is for automotive applications with 76–77 GHz and 79–81 GHz allocated frequency bands. These automotive radars are being considered for a wide range of Advance Driver Assist Systems (ADAS), including (i) long-range (high-directivity, narrow forward looking beam) systems for applications such as adaptive cruise control, (ii) medium-range (medium directivity, beam-width) systems for applications such as cross-traffic alert, and (iii) short-range (direct proximity) systems for applications such as obstacle avoidance and parking assist. While such systems are already deployed at present [Has12], continuous improvement in technology would allow for a better performance (power consumption/noise figure), ultimately leading to a cost reduction and improved reliability. Similarly, 94 GHz constitutes another frequency band which is popular for aerospace and aviation radars, for application such

<table>
<thead>
<tr>
<th>Reference</th>
<th>Frequency [GHz]</th>
<th>Tx/Rx</th>
<th>Data [Gbps]</th>
<th>Error (Modulation)</th>
<th>Distance</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Kan15]</td>
<td>240</td>
<td>Tx</td>
<td>16</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>[Thy15]</td>
<td>240</td>
<td>Rx</td>
<td>10/16</td>
<td>BER &lt; 10^{-6} /10^{-4} (QPSK)</td>
<td>–</td>
</tr>
<tr>
<td>[Par12]</td>
<td>260</td>
<td>Tx, Rx</td>
<td>14</td>
<td>– (OOK)</td>
<td>4 cm</td>
</tr>
<tr>
<td>[Fri17]</td>
<td>190</td>
<td>Tx, Rx</td>
<td>50</td>
<td>BER &lt; 10^{-3} (BPSK)</td>
<td>0.6 cm</td>
</tr>
<tr>
<td>[Rod17]</td>
<td>240</td>
<td>Tx, Rx</td>
<td>50</td>
<td>EVM 29% (QPSK)</td>
<td>100 cm</td>
</tr>
<tr>
<td>[Tak17]</td>
<td>300</td>
<td>Tx</td>
<td>56</td>
<td>EVM 13.4% (16 QAM)</td>
<td>5 cm</td>
</tr>
<tr>
<td>[Rod18]</td>
<td>240</td>
<td>Tx, Rx</td>
<td>65</td>
<td>BER &lt;10^{-4} (QPSK)</td>
<td>100 cm</td>
</tr>
</tbody>
</table>
as for displaying runway image in poor weather conditions [Gos09], for airport ground control systems [Mar16], and weather-cloud investigations [Mar08].

Even higher frequencies allow for millimeter-range resolution. Such precision radars can be used for industrial imaging, inspection, and automation. In addition, novel consumer applications such as gesture recognition [Arb13], [GSoli] have also started to emerge.

Due to a similar coherent nature, the hardware advancements discussed for the communication chipsets also benefit the radar systems similarly. Within the frame of the DOTSEVEN project, a complete highly integrated FMCW homodyne monostatic radar system operating around 240 GHz with a 60 GHz bandwidth and a state-of-the-art 2.57 mm range resolution was developed [Statn15]. The radar module was used for 3-D imaging of cardboard boxes with a dynamic range of around 50 dB in the acquired range profiles. Key to the success of silicon technologies is a low-cost packaging scheme which needs to be developed to support low cost on the sub-component level. Hence, the DOTSEVEN radar chips were further packaged together with wideband lens-integrated on-chip annular-slot antenna [Grzyb15] and wire bonded onto a low-cost FR4 printed-circuit board.

### 7.3.3 Imaging and Sensing

Three-dimensional THz imaging based on the principle of computed tomography (THz-CT) is one of the emerging applications that may be explored in commercial imaging and sensing applications. THz-CT offers volumetric object reconstruction with an image contrast based on the characteristic THz absorption of the illuminated material. Since THz radiation is non-ionizing and thus requires no dedicated safety measures, THz-CT represents an interesting alternative to X-ray technology for low-cost industrial quality control. A THz-CT system solely based on components built in DOTSEVEN technology was built and evaluated. A SiGe-HBT source [Hill15] was focused in the object plane and refocused to an NMOS [Jain16] detector with low-cost PTFE lenses. The 3D image was reconstructed from measurements at multiple projection angles and positions based on a filtered back-projection algorithm. The system offers a dynamic range of up to 60 dB at 490 GHz. The Gaussian beam waist sizes are 2.54 mm in the y-direction and 2.40 mm in the z-direction. These results show that Terahertz 3D CT imagers can be entirely implemented in a silicon process technology.
References


[Bol16] Bolognesi, C. R., Flückinger, R., Alexandrova, M., Quan, W., Lövblom, R., and Ostinelli, O. (2016). InP/GaAsSb DHBTs for THz applications and improved extraction of their cutoff frequencies. IEDM Tech. Digest 6, 723–726.


Index

A
Active region 18
Alumina substrate 166, 167

B
Back-end-of-line 27, 164, 217, 278
Base poly 18, 24, 25, 35
Base-emitter spacer 18, 21
Base-link region 15, 18, 25, 41
BiCMOS 8, 28, 48, 114
Bipolar transistor 11, 85, 153, 178
Broadband amplifier 236
Buffer layer 32, 34

C
Calibration 89, 103, 163, 168
Calibration kit 170, 171, 172, 181
Cap layer 21, 25, 32, 34
Characteristic impedance 163, 171, 174, 175
Communications 1, 3, 6, 8
Compact modeling 6, 55, 114, 210
Conversion gain 253, 258, 282
Coplanar wave guide (CPW) 164
CPW 164, 167, 172, 176

D
Darlington amplifier 237
Deembedding 6, 83, 140, 311
Distributed de-embedding 164, 176, 239
DOTSEVEN 2, 8, 40, 115
Double-base contact (DBC) 29
Double-poly-si architecture (DP) 20

E
Electrically active dopants 17
Elevated extrinsic base regions 33, 34, 35
Epitaxially buried sub-collector 27
Equivalent circuit 14, 114, 116, 138

F
Facets 25
Finite-element method (FEM) 217
Flash annealing 43, 44
Fused silica substrate 168

G
Gap 17, 24, 166, 289
GICCR 116, 118, 122, 212
**Index**

**H**
- HBT 2, 11, 27, 72, 115
- HF 8, 57, 114, 136
- HICUM 116
- HICUM/L2 7, 82, 125, 145
- Hot carrier 94, 96, 101, 210

**I**
- Imaging 274, 320

**L**
- Low-power 245, 248, 252, 263

**M**
- Measurement 6, 27, 45, 82
- Millisecond annealing 33, 43, 48, 49
- Mm-wave 1, 114, 163, 171
- Mono-crystalline 17, 21, 25, 32, 34

**N**
- Noise 13, 147, 153, 186
- Noise figure 13, 96, 244, 250
- Non-selective epitaxial growth 12, 13, 20, 32

**O**
- On-wafer measurements 164, 238, 272

**P**
- Parallel plate waveguide (PPW) 165
- Parameter extraction 5, 116, 140, 155
- Poly-crystalline 18, 32
- Power dissipation 8, 219, 222, 245

**R**
- Radar 3, 11, 254, 257
- Radar imaging 255, 315
- Rapid thermal processing (RTP) 35, 38

**S**
- Selective epitaxial growth 12, 20, 32, 35
- Selectively implanted collector 18, 34
- Self-alignment 20, 35, 36, 49
- Self-heating 47, 82, 145, 150
- Sensing 315, 320
- Sensitivity 36, 168, 240, 250
- SiGe 3, 11, 25, 32, 48
- SiGe heterojunction bipolar transistor 2, 7, 20, 210
- Silicon 171, 210
- Single-base contact (BEC) 29
- S-parameters 29, 174, 179, 239
- Stress 99, 185, 189, 190
- Sub-collector 21, 27, 118, 223

**T**
- Thermal resistance 89, 92, 192, 214
- THz 3, 6, 114, 278
- Transconductance 15, 74, 185, 268
- Transmission line 165, 171, 175, 262
- TRL 163, 170, 174, 175

**V**
- Vector network analyzer (VNA) 163, 176, 271
About the Editors

Niccolò Rinaldi graduated (cum laude) from the University of Naples “Federico II,” Italy, in 1990, and received the Ph.D. degree in 1994. In February 1994, he became a Research Assistant at the University of Naples “Federico II.” From July 1996 to December 1996, he was Research Fellow at the University of Delft, The Netherlands, working on the modeling of high-speed bipolar devices. In November 1998 he was appointed Associate Professor at the University of Naples “Federico II.” Since November 2002 he has been Full Professor at the University of Naples. He was a member of the Executive Committee of the IEEE Bipolar/BICMOS Circuits and Technology Meeting, and vice-chairman of the IEEE Electron Device Chapter (Central & South Italy Section). From 2009 to 2013 he was Coordinator of the Ph.D. program in Electronics and Telecommunications Engineering at the Faculty of Engineering. From 2010 to 2012 he was the Coordinator of the Italian Ph.D. School in Electronics Engineering. In 2012 he was awarded the Medal of Meritorious from the Technical University of Lodz (Poland). He was a workpackage leader in the European Projects DOTFIVE and DOTSEVEN. His present research interests include the modeling of bipolar and power MOS transistors, self-heating effects in solid-state circuits and devices, electro-thermal simulation, and design of RF and microwave circuits and devices. He has authored or co-authored more than 100 publications in international journals and conferences.

Michael Schröter received his Dr.-Ing. degree (scl) in electrical engineering and the “venia legendi” on semiconductor devices in 1988 and 1994, respectively, from the Ruhr-University Bochum, Germany. He was with Nortel and Bell Northern Research, Ottawa, Canada, as a Team Leader and Advisor until 1996 when he joined Rockwell (later Conexant), Newport Beach (CA), where he managed the RF Device Modeling Group. Dr. Schröter has been a Full Professor at the University of Technology at Dresden, Germany, since 1999, and has an adjunct affiliation with UC San Diego, USA. He is the author of the bipolar transistor compact model HICUM, a worldwide standard
since 2003, and has co-authored a textbook entitled “Compact hierarchical modeling of bipolar transistors with HICUM” as well as over 220 peer reviewed publications and four invited book chapters.

Dr. Schröter was a co-founder of XMOD Technologies in Bordeaux, France. During a two-year Leave of Absence from TUD (2009–2011) he was the Vice President of RF Engineering at RFNano, where he was responsible for the device design of the first 4” wafer-scale carbon nanotube FET process technology. He was the Technical Project Manager for DOT-FIVE (2008–2011) and DOTSEVEN (2012–2016), which were EU funded research projects for advancing high-speed SiGe HBT technology towards THz applications, and has been leading the Carbon Path project within the German Excellence Cluster CfAED. Since 2013, he has been a member of the ITRS/IRDS RF-AMS subcommittee.
The semiconductor industry is a fundamental building block of the new economy, there is no area of modern life untouched by the progress of nanoelectronics. The electronic chip is becoming an ever-increasing portion of system solutions, starting initially from less than 5% in the 1970 microcomputer era, to more than 60% of the final cost of a mobile telephone, 50% of the price of a personal computer (representing nearly 100% of the functionalities) and 30% of the price of a monitor in the early 2000’s.

Interest in utilizing the (sub-)mm-wave frequency spectrum for commercial and research applications has also been steadily increasing. Such applications, which constitute a diverse but sizeable future market, span a large variety of areas such as health, material science, mass transit, industrial automation, communications, and space exploration.

Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications provides an overview of results of the DOTSEVEN EU research project, and as such focuses on key material developments for mm-Wave Device Technology. It starts with the motivation at the beginning of the project and a summary of its major achievements. The subsequent chapters provide a detailed description of the obtained research results in the various areas of process development, device simulation, compact device modeling, experimental characterization, reliability, (sub-)mm-wave circuit design and systems.