

Challenges for 2.5D and 3D Integration of InP HBT Technology

Bertrand Ardouin, Tom K. Johansen, Antoine Chauvet,
Romain Hersent, Virginie Nodjiadjim, Agnieszka Konczykowska,
Nil Davy, Muriel Riet and Colin Mismser

Abstract—Indium phosphide (InP) double heterojunction bipolar transistor (D-HBT) technology can be co-integrated with silicon (e.g., silicon-on-insulator (SOI), fully depleted SOI (FDSOI), silicon germanium bipolar complementary metal-oxide semiconductor (SiGe BiCMOS)) and antennas in order to benefit from their superior high-frequency performances in a cost-effective manner (using 2.5D, 3D integration techniques), while benefiting from the higher integration level provided by silicon ICs. This paper presents the strategic and practical InP D-HBT technology development challenges for the successful 2.5D/3D integration of millimeter wave and sub-THz applications from the perspective of InP manufacturing.

Index Terms—Double heterojunction bipolar transistor (D-HBT), indium phosphide, InP/InGaAs, modeling, terahertz (THz), 2.5D, 3D integration.

This work received funding from Chips Joint Undertaking (Chips JU) under grant agreement number 101096256 (project SHIFT) and grant agreement number 101139842 (project Move2THz). The Chips JU receives support from the European Union's Horizon Europe research and innovation program and the National Authorities.

Bertrand Ardouin (bertrand.ardouin@3-5lab.fr), Antoine Chauvet (antoine.chauvet@3-5lab.fr), Romain Hersent (romain.hersent@3-5lab.fr), Virginie Nodjiadjim (virginie.nodjiadjim@3-5lab.fr), Agnieszka Konczykowska (agnieszka.konczykowska@3-5lab.fr), Nil Davy (nil.davy@3-5lab.fr), Muriel Riet (muriel.riet@3-5lab.fr), and Colin Mismser (colin.mismser@3-5lab.fr) are with III-V Lab, F-91767 Palaiseau, France. Tom K. Johansen (tkj@space.dtu.dk) is with DTU, 2800 Kgs. Lyngby, Denmark.

I. INTRODUCTION

IN order to transfer the ever-increasing amount of data stored and processed in the digital world from one point to another, analogue transmission channels are unavoidable and are becoming today (ironically) the real bottleneck of our information society. Future 6G communications, Cloud computing and Artificial Intelligence (AI) altogether, to cite only a few applications, are expected to consume more transmission capacity (see Figure 1) than what can be provided by the optical fiber and wireless communications systems' projected capacity scaling. In order to anticipate this huge demand of bandwidth and higher operating frequencies (and consequently the need for very high-speed electronics), researchers have been intensively developing high-speed silicon technologies. It is well known that the maximum oscillation frequency (f_{MAX}) of silicon CMOS (and its various silicon-on-insulator (SOI) and fin field-effect transistors (FinFET) variants) does not improve anymore with gate length reduction since the 28 nm node [1] [2], and is consequently not the technology of choice for future millimeter wave (mmWave) and sub-THz transceiver front-end, despite their superior integration level capabilities and lower cost. As an alternative, SiGe BiCMOS technologies have experienced a remarkable




Fig. 1. Volume of data/information created, captured, copied, and consumed worldwide.

performance increase over the last two decades [3][4], making them the technology of choice for radio frequency (RF) front-ends, whenever pure CMOS technologies cannot meet the specifications (e.g., for high-frequency (HF) operation). Nevertheless, for next-generation communication and sensing applications targeting the 100–300 GHz bands, for which the use of antenna arrays and beam steering is necessary to compensate for atmospheric attenuation, the limits of SiGe BiCMOS technology are perceived. Actually, power consumption is a critical metric for large power amplifier (PA) – antenna arrays, making the power added efficiency (PAE) specifications of the PA out of reach of present SiGe BiCMOS processes. Therefore, more exotic technologies, such as indium phosphide (InP) heterojunction bipolar transistor (HBT) technologies, are presently considered as a potential contender. Interestingly, research is gaining traction in this area lately, and literature dealing with CMOS or SiGe BiCMOS hetero-integration (or 2.5D/3D packaging) with InP is flourishing. Indeed, from a pure material performance point of view, there is no debate that InP is superior to silicon in terms of speed, but significant challenges have to be overcome to make it a viable option for future mmWave and sub-THz applications. This paper presents these challenges from a technical, practical, and economical perspective. Section II will present the

state-of-the-art and will emphasize InP HBT performance advantages over other high-speed technologies. Section III will detail the challenges for InP high-volume manufacturing, while Section IV will present the challenges related to 2.5D/3D integration. Section V will introduce the requirements regarding advanced compact modeling of InP HBTs, and finally a conclusion will be drawn in Section VI.

II. TECHNOLOGY STATE-OF-THE-ART AND COMPARISON

Figure 2 presents a summarized state-of-the-art of semiconductor technologies suitable for mmWave and sub-THz applications (gallium nitride (GaN) technologies are intentionally not shown as they are commonly considered as more suitable for applications below e.g. 100 GHz and higher power). Figure 2 presents the geometrical mean of f_T and f_{MAX} on the y-axis (as this figure of merit (FoM) is a balanced indicator of transistor’s high frequency performance) versus breakdown voltage (or supply voltage for CMOS). As it can be observed, the various technology trends follow roughly the “pseudo” Johnson limit (we use the term “pseudo” here, as the standard Johnson limit refers to f_T only): the higher the transistor speed is, the lower is its voltage drive capability. Note that some moderate deviations from the hyperbolic trend are noticeable in Figure 2, which is due to the positive impact of smaller lithography on f_{MAX} via external parasitic reduction. This, however, does not dramatically change the conclusions that can be drawn from this graph. When looking only at the y-axis, we can note first that the CMOS limitations mentioned in the introduction are clearly visible. Also, it is observed that the most advanced SiGe HBTs (with $f_{MAX} > 600$ GHz, e.g., [3]) are able to catch up with a majority of the InP HBT technologies. This observation is certainly one of




Fig. 2. Geometrical mean of f_T times f_{MAX} versus breakdown voltage. Filled markers represent technologies with known monolithic microwave integrated circuit (MMIC) fabrication capabilities, and empty markers represent technologies able to demonstrate transistors only (no known published circuit results).

the reasons why some “silicon exclusive advocates” argue that InP is not needed in the semiconductor ecosystem apart for some extremely reduced niche markets (astronomy observation, high-end characterization equipment, etc.).

This assertion needs to be reconsidered somehow, when considering the x -axis (breakdown voltage): while SiGe HBTs can almost play on par with InP HBTs in case of small signal operation, this is a misleading conclusion when considering large signal operation (PAs, for instance, which are a key element of future 6G transmission systems).

Actually, the breakdown voltage of Type I HBTs is more than two times larger than that of SiGe HBTs, and the difference is even more pronounced for Type II HBTs which exhibit impressive $\sqrt{(f_T \cdot f_{MAX}) \cdot BV_{CEO}}$ product $> 3600 \text{ GHz}\cdot\text{V}$ [5][6][7]. This brings a significant advantage in terms of power drive capability (P_{SAT}) and in terms of PAE for mmWave PA design (noting that the device efficiency is proportional to $1 - V_{knee}/V_{BV}$, where V_{knee} is the knee voltage and V_{BV} is the breakdown voltage of the device).

Another important information that can be extrapolated from Figure 2 is the perspective of future improvements. Considering that independently of the technology, optimizing the transistor for higher speed (i.e. higher f_T and f_{MAX}) results in trading off the breakdown voltage (i.e., moving along the hyperbola imposed by Johnson limit), InP HBTs have much more room for improvement. Indeed, going “beyond” the Johnson limit for a given material system requires major structural or technological modifications, which usually come at the expense of process complexity or other performance penalties. To summarize, not only InP HBT technologies currently have a performance advantage (especially when considering PAs above 100 GHz), but they also have the highest potential for (straight forward) improvement in the future.

III. CHALLENGES TOWARDS HIGH VOLUME INP HBT MANUFACTURING

Although InP HBT technologies offer unparalleled performance advantages, its market adoption has been limited to only a few application areas and very limited volume due to some major manufacturing limitations with respect to silicon: higher process cost, lower manufacturability, material brittleness and scarcity, smaller wafer size, and incompatible back-end with mainstream silicon packaging solutions.

A. Fabrication Cost and Other Considerations

InP HBT processes are typically limited to small diameter wafers: many academic labs still use 2” wafers, while industrial labs and foundries are typically relying on 3”, 4”, or (rarely) 6” wafers. This is an obvious limitation to move to




Fig. 3. InPoSi wafer fabrication principle (SOITEC SMARCUT™ process).

high-volume manufacturing and to benefit from the economy of scale prevailing in the silicon world. Therefore, research is ongoing to develop InP HBT processes on InPoSi (InP on silicon) wafers (e.g., MOVE2THZ project [8]). InPoSi is a fabrication process consisting in bonding a thin slice of InP from an InP donor wafer on a silicon wafer (see Figure 3). The donor wafer can be reclaimed several times (which is a mitigation to indium material scarcity) and the resulting InPoSi wafer is therefore mechanically more robust, thus improving manufacturability. Moreover, InPoSi can be used to produce 8" or 12" wafers through "wafer tiling," thus solving the (donor) wafer size issue mentioned earlier and reducing raw InP wafer cost. Despite this improvement on raw material, the initial epitaxy step still constitutes a major cost contributor that cannot be fully mitigated by the wafer size increase. Therefore, in order to circumvent this problem, alternative paths for cost reduction need to be employed.

B. Alternative Strategies Towards High-Volume Manufacturing

One of the simplest options for reducing InP die cost is to reduce the chip footprint (i.e., minimizing the cost for a given functionality). The solution to this problem is not obvious because analogue and RF functions do not scale in a




Fig. 4. BEOL of line of the InP HBT technology from III-V Lab (top, not to scale) and BiCMOS55 from ST microelectronics [9] (bottom).

straightforward manner (as opposed to digital functions that scale quadratically with technology minimum feature size).

Typical InP HBT technologies have 2–4 relatively thin metal layers. More advanced back-end of lines (BEOLs; i.e., more metal layers, thicker metals, and inter-metal dielectric layers) can significantly reduce both dielectric losses at mmWave and/or the on-chip matching networks' footprint and power combining stages (see Figure 4 for an example of comparison of a typical SiGe BiCMOS [9] and of a typical InP HBT BEOL [10]). Although most of the (dense routing) lower metal layers of silicon technologies may be of little use in an optimal InP HBT process, the top thicker metal layers could be advantageously used for mmWave interconnections. In parallel, development work for higher density routing also needs to be conducted, as most InP HBT manufacturers sometimes use (unnecessary) conservative design rules (lift-off techniques are widely used in InP HBT processes, which partly explain these stringent design rules, but part of the layout restrictions simply come from more simplistic design rules implementation in computer-aided design (CAD) verification

tools). Another issue limiting die size reduction is the integrated capacitors and resistors that consume a lot of space on the chip. Compared to the wide variety of integrated RF resistors available in silicon technologies (ranging from a few Ω/\square to several $k\Omega/\square$) and double density integrated MiM capacitors (typically from 2 to 4 $fF/\mu m^2$), the typical single NiCr resistor layers ($\sim 50 \Omega/\square$) and Si_3N_4 MiM capacitors (typically below 0.5 $fF/\mu m^2$) available in typical InP HBT technologies are another limiting factor. Finally, through substrate vias (TSVs) typically used to improve the IC HF stability and eliminate parasitic substrate modes, when available in a given process, consume a large footprint: finding alternatives (such as the use of thin film microstrip lines (TFMSLs)) would be beneficial for the overall die size reduction.

Ultimately, InP area reduction could be pushed even further by reducing the InP die size to the transistor area and its connections pads [11]. This is one of the possible options allowed by co-integration: reducing the die size to its minimal requirement, that is, down to a single transistor. One option is to replace an MMIC (e.g., a Power Amplifier (PA) or Low Noise Amplifier (LNA), including its connections, matching and stabilization input and output networks, decoupling capacitances and its biasing transmission lines and resistors) by a single multi-finger transistor. Considering the example of the PA design shown in Figure 5 (left), whose size is $1.2 \times 1.5 \text{ mm}^2$ and a typical InP HBT structure of $260 \times 160 \mu m^2$ shown in Figure 5 (right), the area reduction ratio can be as high as 40 (and so the cost of the InP die in the bill of material). This option implies other challenges that still need to be solved: all the removed functions need to be efficiently realized in CMOS or SiGe BiCMOS and connected via low loss interconnections. Moreover, in order




Fig. 5. PA MMIC chip design $1.2 \times 1.5 \text{ mm}^2$ (III-V Lab) (left), multi-finger transistor structures in its RF pads $260 \times 160 \mu m^2$ (right).

to efficiently co-design the silicon chip with the InP HBT transistor, significant effort has to be made in the compact modeling of InP HBTs and in the electrical–electromagnetic co-simulation of the whole system in a complex multi-material environment.

IV. CHALLENGES RELATED TO 2.5D/3D INTEGRATION

A. Generic Requirement for Hetero-integration

Describing all possible 2.5D/3D hetero-integration schemes of InP HBT technology with silicon dies is beyond the scope of this paper; it is still interesting to review the requirements on the InP technology side in terms of BEOL. Figure 6 shows some possibilities for SiGe/CMOS co-integration with InP. While SiGe die flip chipping is widely used, flip chipping InP dies is not straightforward, especially for PAs due to thermal constraints. The gold back-end and lack of top passivation (making InP BEOL incompatible with copper pillars), heat dissipation, and HF de-tuning are among the difficulties to overcome. Regarding thermal aspects, the use of InPoSi wafers is still unclear and will remain unclear until the first HBTs become available on InPoSi (while silicon thermal conductivity is better than InP, thermal barriers between InP and Si can mitigate thermal dissipation gains.



Fig. 6. 2.5D/3D integration schemes examples (SiGe in blue and InP in brown).

Moreover, significant work has to be done on the back-end to (i) make it compatible with mainstream flip-chip techniques (finishing/passivation) and (ii) make the die more immune to de-tuning. For this, the InP chip BEOL should have an optimized back-end (more metal layers and thicker metals) to allow low-loss TFMSLs with potentially top and bottom ground planes in order to confine the electromagnetic (EM) field within the back-end. The ultimate goal in this matter is to bring InP dies close to the “chiplet” concept.

Embedding (see Figure 6) is the solution that has been chosen within the SHIFT project [12] for InP/BiCMOS co-integration demonstration. This solution in [13] allows an interesting design option to co-integrate the SiGe BiCMOS chip, the InP PA, and the antenna in order to demonstrate beam-steering capabilities. Demonstration of this principle is currently ongoing as part of the SHIFT project activities. The challenges on InP technologies are the compatibility of BEOL with laser vias (metal thickness), BEOL finishing, and lack of backside metallization and TSV for the considered InP HBT technology (for heat dissipation).

B. Specific Technology Requirements for mmWave Applications and Hetero-integration with Silicon

Many InP HBT processes include TSV and backside metallization, which is currently not the case for III-V Lab’s InP D-HBT technology. The III-V Lab technology [14] is natively optimized for high-speed analogue–digital

electro-optical interfaces (for optical fiber applications): transistor’s figures of merit are tuned for fast current switching, high voltage drive, wide band operation, and low process steps count. Due to the fast switching nature of the main application of this technology, TSV and backside metallization are therefore not considered as essential, taking into account the added process complexity and fabrication time. As shown in Section III.C, TSVs are also questionable regarding chip space requirements. TSV and backside metallization are required for mostly two aspects: (i) microstrip lines design and (ii) parasitic modes suppression. Regarding (i), as application frequency increases, the feasibility of microstrip lines becomes more and more difficult, since the substrate needs to be thinned to, e.g., values below 100 or even 50 μm to remain within the useful line impedance range, thus making the chips very fragile and degrading the process manufacturability. With this respect, switching to an alternative, such as TFMSL, is certainly desirable.

Regarding (ii), let us consider an example of parasitic mode excitation in a test structure based on coplanar wave transmission lines (see EM simulations results at 149 GHz shown in Figure 7, corresponding to a transmission dip of about




Fig. 7. EM simulation of a differential thru in coplanar wave transmission lines (corresponding to a circuit access). Excited parasitic modes are visible at 149 GHz.




Fig. 8. Measured S parameters of an InP D-HBT AMUX-driver IC. S_{11} (left) and S_{21} (right) versus frequency, IC on a metallized ceramic carrier (red), and IC on a silicon carrier (blue).

8 dB). These parasitic modes' excitations are very detrimental for PA and LNA performances in, e.g., D- and G-bands, as they create dips and resonances in the IC response (to a certain extent, this is less detrimental for fast-switching digital circuits). Figure 8 shows an example of S -parameter measurements of an AMUX-driver IC [15] on both a gold-plated ceramic carrier and a silicon carrier. Indeed, parasitic modes excitation is strongly reduced on silicon, suggesting that the lossy silicon acts as an absorber. Therefore, future InP HBT technologies on InPoSi substrate may be less sensitive to parasitic modes excitations, which would remove the need for TSVs.

V. COMPACT MODELING CHALLENGES

Compact (SPICE-like) modeling of InP HBT technologies definitely lacks beyond silicon. Historically, due to missing suitable compact models for III-V HBTs, the III-V community mostly relied on hand-crafted and/or hand-customized models using either behavioral sources or symbolically defined languages. These models, although sometimes fairly elaborate and accurate for a specific application and/or bias and temperature range of operation [9], usually do not satisfy a wide variety of design needs, like e.g., BiCMOS models and process design kits (PDKs) do. Physics-based, scalable,




Fig. 9. Measurements/simulation comparison of the S_{21} parameter for a 220 GHz SiGe BiCMOS integrated LNA. Difference between simulations using HiCuM/L2 model with (solid line) and without (broken line) NQS effects.

statistical, and predictive models [14] [16][17] are highly desirable to provide designers with larger search space and flexibility in their design points explorations, especially for mmWave and sub-THz applications where each and every dB of gain matters. Moreover, standardized models such as HiCuM/L2 [18][19] are available on virtually every CAD proprietary or open-source software as their Verilog-A code is available to users. An illustration of the need for advanced physics-based compact models such as HiCuM is the often underestimated effect for, e.g., 140–300 GHz frequency range, of non-quasi static (NQS) effects on HF linear gain prediction [20]. As depicted in Figure 9, neglecting NQS effects (which become significant when the application frequency approaches approximately $f_T/3$) can lead to severe discrepancies in the prediction of linear gain in amplifying stages.

VI. CONCLUSION

Today, InP HBT technology is confined to niche markets, thus limiting investment towards high-volume manufacturing and in turn limiting the usage of the technology for medium- to large-scale markets. This cycle can be broken with strategic investments in the InP ecosystem,

consisting only in fraction of what is necessary for silicon process developments. While InP HBT will remain a low integration level technology, it can definitely benefit to demanding mmWave applications as a complementary toolset of well-established silicon technologies via hetero-integration, as well as for >Tb/s optical communications. InP HBT cannot and will not replace SiGe BiCMOS, but can adequately complement their already powerful capabilities, provided adequate and ambitious (yet not out of reach) developments are achieved.

ACKNOWLEDGMENT

The authors would like to thank C. Bolognesi for discussions about Type II InP HBT state-of-the-art, F. Brunier for discussions about InPoSi fabrication process, P. Chevalier for sharing the B55 BEOL picture, and F. Gianesello for discussions about hetero-integration.

REFERENCES

- [1] S. P. Voinigescu et al., "A Study of SiGe HBT Signal Sources in the 220–330-GHz Range," in *IEEE Journal of Solid-State Circuits*, vol. 48, no. 9, pp. 2011–2021, Sept. 2013, doi: 10.1109/JSSC.2013.2265494.
- [2] H.-J. Lee et al., "Intel 22nm FinFET (22FFL) Process Technology for RF and mm Wave Applications and Circuit Design Optimization for FinFET Technology," 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2018, pp. 14.1.1–14.1.4, doi: 10.1109/IEDM.2018.8614490.
- [3] H. Rucker and B. Heinemann, "Device Architectures for High-speed SiGe HBTs," 2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS), Nashville, TN, USA, 2019, pp. 1–7, doi: 10.1109/BCICTS45179.2019.8972757
- [4] P. Chevalier et al., "SiGe BiCMOS Current Status and Future Trends in Europe," 2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), San Diego, CA, USA, 2018, pp. 64–71, doi: 10.1109/BCICTS.2018.8550963.
- [5] A. M. Arabhavi et al., "THz InP/GaAsSb DHBTs with Record fAVG=800 GHz: Characterization to 330 GHz," 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2023, pp. 1–4, doi: 10.1109/IEDM45741.2023.10413850.
- [6] S. Hamzeloui et al., "Multi-Finger 250-nm InP/GaAsSb DHBTs with Record 37.3 % Class-A PAE at 94 GHz," 2023 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), Monterey, CA, USA, 2023, pp. 145–148, doi: 10.1109/BCICTS54660.2023.10310957.
- [7] A. M. Arabhavi et al., "InP/GaAsSb Double Heterojunction Bipolar Transistor Emitter-Fin Technology With fMAX = 1.2 THz," in *IEEE Transactions on Electron Devices*, vol. 69, no. 4, pp. 2122–2129, April 2022, doi: 10.1109/TED.2021.3138379.
- [8] KDT-JU Project MOVE2THZ number: 101139842 (HORIZON-KDT-JU-2023-2-RIA-Topic-1). Web site not available at the time of publication.
- [9] P. Chevalier et al., "A 55 nm triple gate oxide 9 metal layers SiGe BiCMOS technology featuring 320 GHz ft / 370 GHz fMAX HBT and high-Q millimeter-wave passives," 2014 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 2014, pp. 3.9.1–3.9.3, doi: 10.1109/IEDM.2014.7046978.
- [10] R. Hersent et al., "InP DHBT Linear Modulator Driver With a 3-Vppd PAM-4 Output Swing at 90 GBaud: From Enhanced Transistor Modeling to Integrated Circuit Design," in *IEEE*

- Transactions on Microwave Theory and Techniques, vol. 72, no. 3, pp. 1618–1633, March 2024, doi: 10.1109/TMTT.2023.3305150.
- [11] F. Giancesello, private communication 2023
- [12] KDT-JU SHIFT project, <https://www.shifikdt.eu/>
- [13] I. Peppas, H. Takahashi, J. Yip, E. Schlaffer, H. Paulitsch and W. Bösch, “Embedding of High Power RF Transistor Dies in PCB Laminate,” 2022 52nd European Microwave Conference (EuMC), Milan, Italy, 2022, pp. 444–447, doi: 10.23919/EuMC54642.2022.9924281.
- [14] N. Davy *et al.*, “InP DHBT Analytical Modeling: Toward THz Transistors,” in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 42, no. 11, pp. 4102–4111, Nov. 2023, doi: 10.1109/TCAD.2023.3257706.
- [15] R. Hersent *et al.*, “100 GBaud DSP-free PAM-4 Optical Signal Generation Using an InP-DHBT AMUX-driver and a Thin-Film Lithium Niobate Modulator Assembly” 2022 *IEEE BCICT Symp.*, Monterey, CA, USA, pp. 149–152, doi: 10.1109/BCICTS54660.2023.10310947.
- [16] C. Mukherjee *et al.*, “Scalable Compact Modeling of III–V DHBTs: Prospective Figures of Merit Toward Terahertz Operation,” in *IEEE Transactions on Electron Devices*, vol. 65, no. 12, pp. 5357–5364, Dec. 2018, doi: 10.1109/TED.2018.2876551.
- [17] C. Mukherjee *et al.*, “Reliability-Aware Circuit Design Methodology for Beyond-5G Communication Systems,” in *IEEE Transactions on Device and Materials Reliability*, vol. 17, no. 3, pp. 490–506, Sept. 2017, doi: 10.1109/TDMR.2017.2710303
- [18] M. Schroter and A. Chakravorty, “Compact hierarchical modeling of bipolar transistors with HICUM”, World Scientific, Singapore, ISBN 978-981-4273-21-3, 2010.
- [19] M. Müller *et al.*, “Physics-Based Compact Modeling of the Transfer Current in III-V DHBTs with the Generalized Integral Charge Control Relation,” 2023 *IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS)*, Monterey, CA, USA, 2023, pp. 12–15, doi: 10.1109/BCICTS54660.2023.10310908.
- [20] B. Ardouin *et al.*, “Compact Model Validation Strategies Based on Dedicated and Benchmark Circuit Blocks for the mm-Wave Frequency Range,” 2015 *IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)*, New Orleans, LA, USA, 2015, pp. 1–4, doi: 10.1109/CSICS.2015.7314492.



Bertrand Ardouin received the M.S. and Ph.D. degrees in electrical engineering from the University of Bordeaux, Bordeaux, France, in 1998 and 2001, respectively. In 2002, he was the co-founder of XMOD Technologies, Bordeaux, a startup he has led as a CEO until 2019. After the

acquisition of XMOD by SERMA Group, he was a Business Unit Manager with SERMA Technologies, Pessac, France, in charge of electrical expertise and compact modeling activities. He joined Nokia Bell Laboratories and III-V Lab, where he is currently responsible of the High-Speed Analogue Digital Interfaces Group, in Palaiseau, France. His areas of research interest cover CMOS, SiGe, and InP HBT devices, harsh-environment electronics, reliability, RF and mmWave characterization, modeling and PDK, process technology, and high-speed IC design.



Tom K. Johansen (Member, IEEE) received the M.S. and Ph.D. degrees in electrical engineering from the Technical University of Denmark, Kongens Lyngby, Denmark, in 1999 and 2003, respectively. In 1999, he joined the Electromagnetic Systems Group, DTU

Elektro, Technical University of Denmark, where he is currently an associate professor. From September 2001 to March 2002, he was a visiting scholar with the Center for Wireless Communication, University of San Diego, San Diego, CA, USA. He has spent several external research stays with the Ferdinand-Braun-Institut (FBH), Berlin, Germany. His current research interests include the modeling of

high-frequency solid-state devices, and microwave, mmWave, and submillimeter-wave integrated circuit design. Dr. Johansen is a member of the IEEE.



Antoine Chauvet (Student Member, IEEE) received the Engineering degree in electrical engineering from the ENSEA, Cergy, France, in 2022. In 2023, he joined Nokia Bell Laboratories and III-V Lab, Nozay, France, as a Ph.D. student. His

work focuses on the design and characterization of high-symbol-rate InP-DHBT integrated circuits for over 1 Tb/s/channel optical communications, and on trans-impedance amplifiers implemented into photoreceivers.

Romain Hersent (Member, IEEE) received the Engineering degree in electrical engineering from the ENSEA, Cergy, France, in 2016, and the Ph.D. degree in electrical engineering from L'Université de Cergy-Pontoise, Cergy, in 2020. He joined Nokia Bell Laboratories and III-V Lab, Nozay, France, in 2020, where he is currently a research engineer. His work focuses on the design and characterization of high-symbol-rate large-output-swing InP-DHBT integrated circuits for over 1 Tb/s/channel optical communications, and more specifically on analog multiplexers and linear drivers. Dr. Hersent is a member of the IEEE.



Virginie Nodjiadjim (Member, IEEE) received the Ph.D. degree in electronic engineering from the University of Lille I, Lille, France, in 2009. In 2009, she joined III-V Lab as a research engineer, where she has studied compound semiconductor heterojunc-

tion bipolar transistors, and is currently in charge of the InP-DHBT development through the optimization of the structure, the design of the device, characterization, and modeling. Dr. Nodjiadjim is a member of the IEEE.



Agnieszka Konczykowska (Life Fellow, IEEE) received the Ph.D. degree in electrical engineering from the Warsaw University of Technology, Warsaw, Poland, in 1977. She


started her scientific activity with work on computer-aided design (CAD) tools and design methodologies. She continued

expanding to device modeling and characterization and to circuit design. From 2005 to 2018, she was in charge of microelectronic design activity at III-V Lab. She is currently with ADesign in the domain of components and integrated circuits for telecommunication systems. From 1995 to 1999, she was the President of European Circuit Society. Dr. Konczykowska was elevated to an IEEE Fellow for "contributions to development of very high-speed circuits" in 2018. Since 2019, she has been an Editorial Board Member of Proceedings of the IEEE.



Nil Davy (Member, IEEE) received the Engineering degree in electrical engineering from Phelma, Grenoble, France, in 2020, and the Ph.D. degree in electrical engineering from the University of Bordeaux, Bordeaux, in 2024. In

2023, he joined Nokia Bell Laboratories and III-V Lab, Palaiseau, France, where he is currently a research scientist. His current research interests include the fabrication, design, and characterization of InP double heterojunction bipolar transistors.



Muriel Riet was born in Choisy-le-Roi, France, in 1958. She received the Ph.D. degree in electronic engineering from the University of Paris XI, Bures-sur-Yvette, France, in 1985. She joined CNET, Research Center of France TELECOM, Rennes,

France, in 1985, where she has been in charge of HBT technology for high bit-rate optical communications up to 40 Gb/s. She has been in charge of InP HBT technology for high-bite-rate optical communications up to 40 Gb/s with the III-V Lab, Palaiseau, France, since 1998.



Colin Mismar received the M.Sc. (engineering) degree in chemical industry from the ENSICAEN, Caen, France, in 2011. He joined Nokia Bell Laboratories and III-V Lab, Palaiseau, France, in 2017, where he is currently a Microelectronics Process Engineer. His work

focuses on the fabrication of InP-DHBT integrated circuit and the development of new technological building blocks.